Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

CC1021-RTR1 Datenblatt(PDF) 10 Page - Texas Instruments

Teilenummer CC1021-RTR1
Bauteilbeschribung  Single Chip Low Power RF Transceiver for Narrowband Systems
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CC1021-RTR1 Datenblatt(HTML) 10 Page - Texas Instruments

Back Button CC1021-RTR1 Datasheet HTML 6Page - Texas Instruments CC1021-RTR1 Datasheet HTML 7Page - Texas Instruments CC1021-RTR1 Datasheet HTML 8Page - Texas Instruments CC1021-RTR1 Datasheet HTML 9Page - Texas Instruments CC1021-RTR1 Datasheet HTML 10Page - Texas Instruments CC1021-RTR1 Datasheet HTML 11Page - Texas Instruments CC1021-RTR1 Datasheet HTML 12Page - Texas Instruments CC1021-RTR1 Datasheet HTML 13Page - Texas Instruments CC1021-RTR1 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 92 page
background image
CC1021
SWRS045
Page 10 of 91
Parameter
Min
Typ
Max
Unit
Condition / Note
Spurious reception
37
dB
Ratio between sensitivity for an
unwanted frequency to the
sensitivity in the wanted channel.
The signal source is swept over
all frequencies 100 MHz ñ 2 GHz.
Signal level for BER = 10 3.
102.4 kHz channel filter
bandwidth.
LO leakage, 433/868 MHz
<-80/-66
dBm
VCO leakage
-64
dBm
VCO frequency resides between
1608 ñ 1880 MHz
Spurious emission, radiated CW
9 kHz ñ 1 GHz
1 ñ 4 GHz
<-60
<-60
dBm
dBm
Complying with EN 300 220,
FCC CFR47 part 15 and ARIB
STD T-67.
Spurious emissions can be
measured as EIRP values
according to EN 300 220.
Input impedance
433 MHz
868 MHz
58 - j10
54 - j22
Ω
Ω
Receive mode. See section 14 on
page 46 for details.
Matched input impedance, S11
433 MHz
868 MHz
-14
-12
dB
dB
Using application circuit matching
network. See section 14 on page
46 for details.
Matched input impedance
433 MHz
868 MHz
39 - j14
32 - j10
Ω
Ω
Using application circuit matching
network. See section 14 on page
46 for details.
Bit synchronization offset
8000
ppm
The maximum bit rate offset
tolerated by the bit
synchronization circuit for 6 dB
degradation (synchronous modes
only)
Data latency
NRZ mode
Manchester mode
4
8
Baud
Baud
Time from clocking the data on
the transmitter DIO pin until data
is available on receiver DIO pin
Table 4. RF receive parameters



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com