| Datenblatt-Suchmaschine für elektronische Bauteile |
|
SI53112-A00AGM Datenblatt(PDF) 6 Page - Skyworks Solutions Inc. |
|
|
|||||||||||||||||||||||||||||
SI53112-A00AGM Datenblatt(HTML) 6 Page - Skyworks Solutions Inc. |
|
6 / 35 page ![]() Si53112 6 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 2, 2021 Table 4. Phase Jitter Parameter Test Condition Min Typ Max Unit Phase Jitter PLL Mode PCIe Gen 1, Common Clock1,2,3 —29 86 ps PCIe Gen2 Low Band, Common Clock F < 1.5 MHz1,3,4,5 — 2.0 3.0 ps (RMS) PCIe Gen2 High Band, Common Clock 1.5 MHz < F < Nyquist1,3,4,5 — 1.9 3.1 ps (RMS) PCIe Gen 3, Common Clock (PLL BW 2–4 MHz, CDR = 10 MHz)1,3,4,5 —0.45 1.0 ps (RMS) PCIe Gen 3 Separate Reference No Spread, SRNS (PLL BW of 2–4 or 2–5 MHz, CDR = 10 MHz)1,3,4,5 — 0.32 0.71 ps (RMS) PCIe Gen 4, Common Clock (PLL BW of 2–4 or 2–5 MHz, CDR = 10 MHz)1,4,5,8 —0.45 1.0 ps (RMS) Intel® QPI & Intel SMI (4.8 Gbps or 6.4 Gb/s, 100 or 133 MHz, 12 UI)1,6,7 —0.21 0.5 ps (RMS) Intel QPI & Intel SMI (8 Gb/s, 100 MHz, 12 UI)1,6 —0.13 0.3 ps (RMS) Intel QPI & Intel SMI (9.6 Gb/s, 100 MHz, 12 UI)1,6 —0.11 0.2 ps (RMS) Notes: 1. Post processed evaluation through Intel supplied Matlab* scripts. Defined for a BER of 1E-12. Measured values at a smaller sample size have to be extrapolated to this BER target. 2. ζ = 0.54 implies a jitter peaking of 3 dB. 3. PCIe* Gen3 filter characteristics are subject to final ratification by PCISIG. Check the PCI-SIG for the latest specification. 4. Measured on 100 MHz PCIe output using the template file in the Intel-supplied Clock Jitter Tool V1.6.3. 5. Measured on 100 MHz output using the template file in the Intel-supplied Clock Jitter Tool V1.6.3. 6. Measured on 100 MHz, 133 MHz output using the template file in the Intel-supplied Clock Jitter Tool V1.6.3. 7. These jitter numbers are defined for a BER of 1E-12. Measured numbers at a smaller sample size have to be extrapolated to this BER target. 8. Gen 4 specifications based on the PCI-Express Base Specification 4.0 rev. 0.5. 9. Download the Skyworks Solutions PCIe Clock Jitter Tool at https://www.skyworksinc.com/en/application-pages/pci- express-learning-center. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |