| Datenblatt-Suchmaschine für elektronische Bauteile |
|
AD9549 Datenblatt(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9549 Datenblatt(HTML) 1 Page - Analog Devices |
|
1 / 78 page ![]() Dual Input Network Clock Generator/Synchronizer Preliminary Technical Data AD9549 Rev. PrA Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved. FEATURES Flexible Reference Inputs Input frequencies 8 kHz to 750 MHz Two reference inputs Loss of Reference indicators Auto and Manual Holdover modes Auto and Manual Switchover modes Smooth A to B phase transition on outputs Excellent stability in holdover mode Programmable 16+1-bit Input Divider, R Differential HSTL Clock Output Output frequencies to 750 MHz Low Jitter clock doubler for frequencies > 400 MHz Single-ended CMOS output; frequencies < 50MHz Programmable Digital Loop Filter (< 1 Hz to ~100 kHz) High Speed Digitally Controlled Oscillator (DCO) core DDS with integrated 14 bit DAC Excellent Dynamic Performance Programmable 16+1-bit Feedback Divider, S Software controlled power-down 64-lead LFCSP package APPLICATIONS Network Synchronization Reference Clock Jitter Cleanup SONET/SDH Clocks up to OC-192, Including FEC Stratum 3/3E Reference Clocks Wireless Base Stations, Controllers Cable Infrastructure Data Communications GENERAL DESCRIPTION The AD9549 provides synchronization for many systems including synchronous optical networks (SONET/SDH). The AD9549 generates an output clock, synchronized to one of two external input references. The external references may contain significant time jitter, also specified as phase noise. Using a digitally controlled loop and holdover circuitry, the AD9549 continues to generate a clean (low jitter), valid output clock during a ‘loss of reference’ condition, even when both references have failed. The AD9549 operates over an industrial temperature range, spanning -40°C to +85°C. Figure 1: Basic Block Diagram |
Ähnliche Teilenummer - AD9549 |
|
Ähnliche Beschreibung - AD9549 |
|
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |