P83C524 datasheet(26/76 Pages) PHILIPS

26 / 76 page

1997 Dec 15

Philips Semiconductors

Product speciﬁcation

8-bit microcontrollers

P83C524; P80C528; P83C528

11.2

Timer 2

Timer 2 is functionally similar to the Timer 2 of the 8052AH. Timer 2 is a 16-bit timer/counter which is formed by two

SFRs, TL2 and TH2. Another pair of SFRs, RCAP2L and RCAP2H, form a 16-bit capture register or a 16-bit reload

register. Like Timer 0 and 1, Timer 2 can operate either as timer or as event counter. This is selected by bit C/T2 in the

T2CON SFR. The timer has three operating modes: 'capture', 'autoload' and 'baud rate generator', which are selected

by bits in the T2CON SFR (see Table 9).

Table 9

Timer 2 operating modes

11.2.1

TIMER 2CONTROL REGISTER (T2CON)

Table 10 Timer 2 Control register (address C8H)

Table 11 Description of the T2CON bits

RCLK + TCLK

CP/RL2

TR2

MODE

16-bit automatic reload

16-bit capture

baud rate generator

OFF

76543210

TF2

EXF2

RCLK

TCLK

EXEN2

TR2

C/T2

CP/RL2

MNEMONIC

POSITION

FUNCTION

TF2

T2CON.7

Timer 2 overﬂow ﬂag: set by a Timer 2 overﬂow and must be cleared by software. TF2

will not be set when either RCLK = 1 or TCLK = 1. When Timer 2 interrupt is enabled,

TF2 = 1 (see EXF2).

EXF2

T2CON.6

Timer 2 external ﬂag: set when either a capture or reload is caused by a negative

transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will

cause the CPU to vector to Timer 2 interrupt routine.

RCLK

T2CON.5

Receive clock ﬂag: when set, causes the Serial Port to use Timer 2 overﬂow pulses for

its receive clock in Modes 1 and 3. RCLK = 0 causes Timer 1 overﬂows to be used for

the receive clock.

TCLK

T2CON.4

Transmit clock ﬂag: when set, causes the Serial Port to use Timer 2 overﬂow pulses

for its transmit clock in Modes 1 and 3. TCLK = 0 causes Timer 1 overﬂows to be used

for the transmit clock.

EXEN2

T2CON.3

Timer 2 external enable ﬂag: when set, allows a capture or reload to occur as a result

of a negative transition on T2EX if Timer 2 is not being used to clock the Serial Port.

EXEN2 = 0 causes Timer 2 to ignore events at T2EX.

TR2

T2CON.2

Start/stop control: a logic 1 starts Timer 2. A logic 0 stops Timer 2.

C/T2

T2CON.1

Timer/counter select: 0 = internal timer (OSC/12). 1 = external event counter (falling

edge triggered).

CP/RL2

T2CON.0

Capture/reload ﬂag: when set, capture will occur on negative transitions at T2EX if

EXEN2 = 1. When cleared, reloads will occur upon either Timer 2 overﬂows or negative

transitions at T2EX if EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored

and the timer is forced to reload upon overﬂow.

P83C524 Datenblatt(PDF) 26 Page - NXP Semiconductors

P83C524 Datenblatt(HTML) 26 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datenblatt Download

Link URL