Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

DAC5652 Datenblatt(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Teilenummer DAC5652
Bauteilbeschribung  DUAL, 10-BIT 275 MSPS DIGITAL-TO-ANALOG CONVERTER
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DAC5652 Datenblatt(HTML) 7 Page - Texas Instruments

Back Button DAC5652 Datasheet HTML 3Page - Texas Instruments DAC5652 Datasheet HTML 4Page - Texas Instruments DAC5652 Datasheet HTML 5Page - Texas Instruments DAC5652 Datasheet HTML 6Page - Texas Instruments DAC5652 Datasheet HTML 7Page - Texas Instruments DAC5652 Datasheet HTML 8Page - Texas Instruments DAC5652 Datasheet HTML 9Page - Texas Instruments DAC5652 Datasheet HTML 10Page - Texas Instruments DAC5652 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 22 page
background image
www.ti.com
ELECTRICAL CHARACTERISTICS
SWITCHING CHARACTERISTICS
TYPICAL CHARACTERISTICS
−0.5
−0.4
−0.3
−0.2
−0.1
0.0
0.1
0.2
0.3
0.4
0.5
0
100
200
300
400
500
600
700
800
900
1000
Input Code
G001
DAC5652
SLAS452A – MARCH 2005 – REVISED FEBRUARY 2006
Digital specifications over T
A, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Digital Input
VIH
High-level input voltage
2
3.3
V
VIL
Low-level input voltage
0
0.8
V
IIH
High-level input current
±50
µA
IIL
Low-level input current
±10
µA
IIH(GSET)
High-level input current, GSET pin
7
µA
IIL(GSET)
Low-level input current, GSET pin
–80
µA
IIH(MODE)
High-level input current, MODE pin
–30
µA
IIL(MODE)
Low-level input current, MODE pin
–80
µA
CI
Input capacitance
5
pF
Digital specifications over T
A, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Timing - Dual Bus Mode
tsu
Input setup time
1
ns
th
Input hold time
1
ns
tLPH
Input clock pulse high time
1
ns
tLAT
Clock latency (WRTA/B to outputs)
4
4
clk
tPD
Propagation delay time
1.5
ns
Timing - Single Bus Interleaved Mode
tsu
Input setup time
0.5
ns
th
Input hold time
0.5
ns
tLAT
Clock latency (WRTA/B to outputs)
4
4
clk
tPD
Propagation delay time
1.5
ns
INTEGRAL NONLINEARITY
vs
INPUT CODE
Figure 1.
7
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com