MPC8555E datasheet(83/88 Pages) FREESCALE

83 / 88 page

MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

System Design Information

Figure 52. JTAG Interface Connection

HRESET

From Target

Board Sources

COP_HRESET

COP_SRESET

SRESET

COP_VDD_SENSE2

10 k

COP_CHKSTP_IN

CKSTP_IN

COP_TMS

COP_TDO

COP_TDI

COP_TCK

TMS

TDO

TDI

COP_TRST

(if any)

14 3

Notes:

3. The KEY location (pin 14) is not physically present on the COP header.

10 k

TRST1

10 k

CKSTP_OUT

COP_CHKSTP_OUT

KEY

No pin

COP Connector

Physical Pinout

SRESET

2. Populate this with a 10

Ω resistor for short-circuit/current-limiting protection.

OVDD

10 k

HRESET1

in order to fully control the processor as shown here.

4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for

1. The COP port and target board should be able to independently assert HRESET and TRST to the processor

improved signal integrity.

TCK

5. This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid

accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed or removed.

10 k

6. Asserting SRESET causes a machine check interrupt to the e500 core.

MPC8555E Datenblatt(PDF) 83 Page - Freescale Semiconductor, Inc

MPC8555E Datenblatt(HTML) 83 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datenblatt Download

Link URL