Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

TDA8708 Datenblatt(PDF) 8 Page - NXP Semiconductors

Teilenummer TDA8708
Bauteilbeschribung  Video analog input interface
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8708 Datenblatt(HTML) 8 Page - NXP Semiconductors

Back Button TDA8708 Datasheet HTML 4Page - NXP Semiconductors TDA8708 Datasheet HTML 5Page - NXP Semiconductors TDA8708 Datasheet HTML 6Page - NXP Semiconductors TDA8708 Datasheet HTML 7Page - NXP Semiconductors TDA8708 Datasheet HTML 8Page - NXP Semiconductors TDA8708 Datasheet HTML 9Page - NXP Semiconductors TDA8708 Datasheet HTML 10Page - NXP Semiconductors TDA8708 Datasheet HTML 11Page - NXP Semiconductors TDA8708 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
June 1994
8
Philips Semiconductors
Product specification
Video analog input interface
TDA8708A
ADCIN INPUT (PIN 20; SEE TABLE 5)
V20
input voltage
digital output = 00
VCCA − 2.42 −
V
V20
input voltage
digital output = 255
VCCA − 1.41 −
V
V20(p-p)
input voltage amplitude
(peak-to-peak value)
1.0
V
I20
input current
1.0
10
µA
|Zi|
input impedance
fi = 6 MHz
50
M
CI
input capacitance
fi = 6 MHz
1
pF
Analog-to-digital converter outputs
DIGITAL OUTPUTS D0 TO D7
VOL
LOW level output voltage
IOL = 2 mA
0
0.6
V
VOH
HIGH level output voltage
IOL = −0.4 mA
2.4
VCCD
V
IOZ
output current in 3-state mode
0.4 V < VO < VCCD
−20
+20
µA
Switching characteristics
fclk(max)
maximum clock input frequency
see Fig.6; note 6
30
32
MHz
Analog signal processing (fclk = 32 MHz; see Fig.8)
Gdiff
differential gain
V20 = 1.0 V (p-p);
see Fig.3; note 7
2
%
ϕdiff
differential phase
see Fig.3; note 7
2
deg
f1
fundamental harmonics (full-scale)
fi = 4.43 MHz; note 7
−−
0dB
fall
harmonics (full-scale);
all components
fi = 4.43 MHz; note 7
−−55
dB
SVRR2
supply voltage ripple rejection
note 8
1
5
%/V
Transfer function (see Fig.8)
ILE
DC integral linearity error
−−
±1
LSB
DLE
DC differential linearity error
−−
±0.5
LSB
ILE
AC integral linearity error
note 9
−−
±2
LSB
Timing (fclk = 32 MHz; see Figs 6, 7 and 8)
DIGITAL OUTPUTS (CL = 15 pF; IOL = 2 mA; RL =2kΩ)
tds
sampling delay time
2
ns
th
output hold time
6
8
ns
td
output delay time
16
20
ns
tdEZ
3-state delay time; output enable
19
25
ns
tdDZ
3-state delay time; output disable
14
20
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com