PIC16F010-ESLASHMSQTP datasheet(71/116 Pages) MICROCHIP

71 / 116 page

Preliminary

DS41268C-page 69

PIC12F510/16F506

10.9

Power-Down Mode (Sleep)

A device may be powered down (Sleep) and later

powered up (wake-up from Sleep Reset).

10.9.1

SLEEP

The Power-Down mode is entered by executing a

SLEEP

instruction.

If enabled, the Watchdog Timer will be cleared but

keeps running, the TO bit (STATUS<4>) is set, the PD

bit (STATUS<3>) is cleared and the oscillator driver is

turned off. The I/O ports maintain the status they had

before the SLEEP instruction was executed (driving

high, driving low or high-impedance).

For lowest current consumption while powered down,

all input pins should be at VDD or VSS and (GP3/RB3)/

MCLR/VPP pin must be at a logic high level if MCLR is

enabled.

10.9.2

WAKE-UP FROM SLEEP RESET

The device can wake-up from Sleep through one of the

following events:

An external Reset input on (GP3/RB3)/MCLR/

VPP pin when configured as MCLR.

A Watchdog Timer Time-out Reset (if WDT was

enabled).

A change-on-input pin GP0/RB0, GP1/RB1,

GP3/RB3 or RB4 when wake-up on change is

enabled.

A change in the comparator ouput bits, C1OUT

and C2OUT (if comparator wake-up is enabled).

These events cause a device Reset. The TO, PD,

CWUF and GPWUF/RBWUF bits can be used to deter-

mine the cause of device Reset. The TO bit is cleared

if a WDT time-out occurred (and caused wake-up). The

PD bit, which is set on power-up, is cleared when

SLEEP

is invoked. The CWUF bit indicates a change in

comparator output state while the device was in Sleep.

The GPWUF/RBWUF bit indicates a change in state

while in Sleep at pins GP0/RB0, GP1/RB1, GP3/RB3

or RB4 (since the last file or bit operation on GP/RB

port).

The WDT is cleared when the device wakes from

Sleep, regardless of the wake-up source.

10.10 Program Verification/Code

Protection

If the code protection bit has not been programmed, the

on-chip program memory can be read out for

verification purposes.

The first 64 locations and the last location (OSCCAL)

can be read, regardless of the code protection bit

setting.

The last memory location can be read regardless of the

code protection bit setting on the PIC12F510/16F506

devices.

10.11 ID Locations

Four memory locations are designated as ID locations

where the user can store checksum or other code

identification

numbers.

These

locations

are

not

accessible during normal execution, but are readable

and writable during Program/Verify.

Use only the lower 4 bits of the ID locations and always

set the upper 4 bits as ‘1’s. The upper 4 bits are

unimplemented.

These locations can be read regardless of the code

protect setting.

Note:

A device Reset generated by a WDT

time-will not drive the MCLR pin low.

Note:

Caution: Right before entering Sleep,

read the input pins. When in Sleep, wake-

up occurs when the values at the pins

change from the state they were in at the

last reading. If a wake-up on change

occurs and the pins are not read before

reentering Sleep, a wake-up will occur

immediately even if no pins change while

in Sleep mode.

Note 1: Caution: Right before entering Sleep,

read

the

comparator

Configuration

When in Sleep, wake-up occurs when the

comparator

output

bit

C1OUT

and

C2OUT change from the state they were

in at the last reading. If a wake-up on

comparator change occurs and the pins

are not read before re-entering Sleep, a

wake-up will occur immediately, even if

no pins change while in Sleep mode.

2: For 16F506 only.

PIC16F010-E/MSQTP Datenblatt(PDF) 71 Page - Microchip Technology

PIC16F010-E/MSQTP Datenblatt(HTML) 71 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL