Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ICS1893CFIT Datenblatt(PDF) 35 Page - Integrated Circuit Systems

Teilenummer ICS1893CFIT
Bauteilbeschribung  3.3-V 10Base-T/100Base-TX Integrated PHYceive
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS1893CFIT Datenblatt(HTML) 35 Page - Integrated Circuit Systems

Back Button ICS1893CFIT Datasheet HTML 31Page - Integrated Circuit Systems ICS1893CFIT Datasheet HTML 32Page - Integrated Circuit Systems ICS1893CFIT Datasheet HTML 33Page - Integrated Circuit Systems ICS1893CFIT Datasheet HTML 34Page - Integrated Circuit Systems ICS1893CFIT Datasheet HTML 35Page - Integrated Circuit Systems ICS1893CFIT Datasheet HTML 36Page - Integrated Circuit Systems ICS1893CFIT Datasheet HTML 37Page - Integrated Circuit Systems ICS1893CFIT Datasheet HTML 38Page - Integrated Circuit Systems ICS1893CFIT Datasheet HTML 39Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 126 page
background image
Chapter 6 Functional Blocks
ICS1893CF, Rev. F, 03/01/07
Mar. 2007
35
ICS1893CF Data Sheet Rev. F - Release
Copyright © 2007, Integrated Device Technology, Inc.
All rights reserved.
During 10Base-T data reception, a Manchester Decoder translates the serial bit stream obtained from the
Twisted-Pair Receiver (MDI) into an NRZ bit stream. The Manchester Decoder then passes the data to the
MAC Interface in parallel format.
Manchester-encoded signals have the following advantages:
Every bit period has an encoded clock.
The split-phase nature of the signal always provides a zero DC level regardless of the data (that is, there
is no baseline wander phenomenon).
The primary disadvantage in using Manchester-encoded signals is that it doubles the data rate, making it
operationally prohibitive for 100-MHz operations.
6.5.2 10Base-T Operation: Clock Synthesis
The ICS1893CF synthesizes the clocks required for synchronizing data transmission. In 10Base-T mode,
the MAC Interface provides a 10M MII (Media Independent Interface):
10M MII interface, the ICS1893CF synthesizes a 2.5-MHz clock for nibble-wide transactions
6.5.3 10Base-T Operation: Clock Recovery
The ICS1893CF recovers its receive clock from the Manchester-encoded data stream obtained from its
Twisted-Pair Receiver using a phase-locked loop (PLL). The ICS1893CF then uses this recovered clock for
synchronizing data transmission between itself and the MAC. Receive-clock PLL acquisitions begin with
reception of the MAC Frame Preamble and continue as long as the ICS1893CF is receiving data.
6.5.4 10Base-T Operation: Idle
An ICS1893CF transmits Normal Link Pulses on its MDI in the absence of data. During this time the link is
Idle, and the ICS1893CF periodically transmits link pulses at a rate of one link pulse every 16 ms in
compliance with the ISO/IEC 8802-3 standard. In 10Base-T mode, the ICS1893CF continues transmitting link
pulses even while receiving data. This situation does not generate a Collision Detect signal (COL) because
link pulses indicate an idle state for a link.
6.5.5 10Base-T Operation: Link Monitor
When an ICS1893CF is in 10Base-T mode, its Link Monitor Function observes the data received by the
10Base-T Twisted-Pair Receiver to determine the link status. The results of this continual monitoring are
stored in the Link Status bit. The Station Management entity (STA) can access the Link Status bit in either
the Status Register (bit 1.2) or the QuickPoll Detailed Status Register (bit 17.0).
When the Link Status bit is:
Zero, either a valid link is not established or the link is momentarily dropped since either the last read of
the Link Status bit or the last reset of the ICS1893CF.
One, a valid link is established.
The ICS1893CF Link Status bit is a latching low (LL) bit. (For more information on latching high and latching
low bits, see Section 7.1.4.1, “Latching High Bits” and Section 7.1.4.2, “Latching Low Bits”.)
The criteria used by the Link Monitor Function to declare a link either valid or invalid depends upon these
factors: the present state of the link, whether its Smart Squelch function is enabled, and the incoming data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com