Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

KSZ9567R Datenblatt(PDF) 157 Page - Microchip Technology

Teilenummer KSZ9567R
Bauteilbeschribung  7-Port Gigabit Ethernet Switch with Audio Video Bridging and Two RGMII/MII/RMII Interfaces
PDF  233 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

KSZ9567R Datenblatt(HTML) 157 Page - Microchip Technology

Back Button KSZ9567R Datasheet HTML 153Page - Microchip Technology KSZ9567R Datasheet HTML 154Page - Microchip Technology KSZ9567R Datasheet HTML 155Page - Microchip Technology KSZ9567R Datasheet HTML 156Page - Microchip Technology KSZ9567R Datasheet HTML 157Page - Microchip Technology KSZ9567R Datasheet HTML 158Page - Microchip Technology KSZ9567R Datasheet HTML 159Page - Microchip Technology KSZ9567R Datasheet HTML 160Page - Microchip Technology KSZ9567R Datasheet HTML 161Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 233 page
background image
 2022 Microchip Technology Inc. and its subsidiaries
DS00002329E-page 157
KSZ9567R
Note 5-7
The default value of this field is determined by the RXD6_0 (Port 6) or RXD7_0 (Port 7) configuration
strap value. Refer to Section 3.2.1, "Configuration Straps," on page 16 for additional information.
Note 5-8
The default value of this field is determined by the RXD6_1 (Port 6) or RXD7_1 (Port 7) configuration
strap value. Refer to Section 3.2.1, "Configuration Straps," on page 16 for additional information.
Note 5-9
The default value of this field is determined by the RXD6_[3:2] (Port 6) or RXD7_[3:2] (Port 7)
configuration strap value. Refer to Section 3.2.1, "Configuration Straps," on page 16 for additional
information.
5.2.4
PORT N: PORT SWITCH MAC CONTROL REGISTERS (0xN400 - 0xN4FF)
5.2.4.1
Port MAC Control 0 Register
3
RGMII Egress Internal Delay (RGMII_ID_eg)
1 = Minimum 1.5 ns delay is added to egress RGMII clock
0 = No delay is added
R/W
1b
2
MII / RMII Modes
For MII interface:
1 = The MII interface operates as a MAC device (receives clocks, etc.)
0 = The MII interface operates as a PHY device (drives clocks, etc.)
For RMII interface:
1 = The 50 MHz RMII REFCLK is received at the RXC pin
0 = A 50 MHz RMII REFCLK is generated from the RXC pin
R/W
Note 5-8
1:0
Port Interface Type Select
00 = Interface is RGMII
01 = Interface is RMII
10 = Interface is MII
11 = Interface is MII
R/W
Note 5-9
Address:
0xN400
Port N: 1-7
Size:
8 bits
Bits
Description
Type
Default
7:4
RESERVED
RO
0x0
3
RESERVED
R/W
0b
2
RESERVED
RO
0b
1
Broadcast Storm Protection Enable
1 = Enable broadcast storm protection for ingress traffic
0 = Disable broadcast storm protection for ingress traffic
R/W
0b
0
RESERVED
R/W
0b
Bits
Description
Type
Default



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com