Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

KSZ9567R Datenblatt(PDF) 158 Page - Microchip Technology

Teilenummer KSZ9567R
Bauteilbeschribung  7-Port Gigabit Ethernet Switch with Audio Video Bridging and Two RGMII/MII/RMII Interfaces
PDF  233 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

KSZ9567R Datenblatt(HTML) 158 Page - Microchip Technology

Back Button KSZ9567R Datasheet HTML 154Page - Microchip Technology KSZ9567R Datasheet HTML 155Page - Microchip Technology KSZ9567R Datasheet HTML 156Page - Microchip Technology KSZ9567R Datasheet HTML 157Page - Microchip Technology KSZ9567R Datasheet HTML 158Page - Microchip Technology KSZ9567R Datasheet HTML 159Page - Microchip Technology KSZ9567R Datasheet HTML 160Page - Microchip Technology KSZ9567R Datasheet HTML 161Page - Microchip Technology KSZ9567R Datasheet HTML 162Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 158 / 233 page
background image
KSZ9567R
DS00002329E-page 158
 2022 Microchip Technology Inc. and its subsidiaries
5.2.4.2
Port MAC Control 1 Register
5.2.4.3
Port Ingress Rate Limit Control Register
Address:
0xN401
Port N: 1-7
Size:
8 bits
Bits
Description
Type
Default
7
RESERVED
R/W
0b
6
RESERVED
RO
0b
5:4
RESERVED
R/W
00b
3
Back pressure Enable
Back pressure is used only for half duplex. Full duplex uses PAUSE frame
flow control which is enabled separately.
1 = Enable port back pressure
0 = Disable port back pressure
R/W
0b
2:1
RESERVED
R/W
00b
0
Pass All Frames
Bad frames (CRC error, too large, too small) are normally dropped. This
feature allows them to be forwarded for mirroring purposes only.
This bit does not affect filtering of flow control frames. To disable filtering of
flow control frames, refer to the Switch MAC Control 4 Register.
1 = Enable
0 = Disable
R/W
0b
Address:
0xN403
Port N: 1-7
Size:
8 bits
Bits
Description
Type
Default
7
RESERVED
RO
0b
6
Port or Priority Based Ingress Rate Limiting
1 = Ingress rate limiting is port based
0 = Ingress rate limiting is priority based
R/W
0b
5
Ingress PPS Mode
1 = Ingress rate limiting is based on number of packets (PPS mode enabled)
0 = Ingress rate limiting is based on number of bits (PPS mode disabled)
R/W
0b
4
Ingress Rate Limit Flow Control Enable
To use this feature, flow control must also be enabled for this port. Refer to
the XMII Port Control 0 Register for non-PHY ports, and the PHY Auto-
Negotiation Advertisement Register for PHY ports.
1 = Flow control is asserted if the port’s receive rate is exceeded
0 = Flow control is not asserted based on ingress rate limits
R/W
0b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com