19 / 111 page
IP175C/IP175C LF/IP175CH/IP175CH LF
Data Sheet
19/111
Mar 09, 2007
Copyright © 2004, IC Plus Corp.
IP175C/IP175CH-DS-R14
Pin description (continued)
Pin No.
Label
Type
Description
External MII0 interface (MAC mode, MII0_MAC_MOD=1, P4MII_SNI=0)
81
MII0_TXCLK
I
MII transmit clock
It is an input clock and it is connected to MII_TXCLK of external PHY.
80, 79,
78, 77
TXD0_0, TXD0_1,
TXD0_2, TXD0_3
O
MII transmit data
It is connected to MII_TXD of external PHY. It is sent out at the
rising edge of MII0_TXCLK.
76
TXEN0
O
MII transmit enable
It is an output signal and is connected to MII_TXEN of external
PHY. It is sent out at the rising edge of MII0_TXCLK.
90
COL0
IPL2
MII collision
It is an input signal and is connected to the MII_COL of external PHY.
84
RXDV0
I
MII receive data valid
It is an input signal and is connected to the MII_RXDV of
external PHY. RXDV0 is used to frame RXD0[3:0].
88, 87,
86, 85
RXD0_0, RXD0_1,
RXD0_2, RXD0_3
I
Receive data
It is NRZ data and is connected MII_RXD[3:0] of external PHY. It
is received at the rising edge of MII0_RXCLK.
89
MII0_RXCLK
I
MII receive clock
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
