| Datenblatt-Suchmaschine für elektronische Bauteile |
|
STA335BW Datenblatt(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA335BW Datenblatt(HTML) 24 Page - STMicroelectronics |
|
24 / 54 page ![]() Register description STA335BW 24/54 5.3 Configuration register C (Address 0x02) 5.3.1 DDX power output mode The DDX power output mode selects how the DDX output timing is configured. Different power devices use different output modes. 5.3.2 DDX compensating pulse size register Table 6: D7 D6 D5 D4 D3 D2 D1 D0 OCRB CSZ3 CSZ2 CSZ1 CSZ0 OM1 OM0 1 0101 1 1 Bit R/W RST Name Description 0R/W 1 OM0 Selects configuration of DDX output. 1R/W 1 OM1 Table 12. Output modes OM(1,0) Output stage – mode 00 Drop Compensation 01 Discrete Output Stage – Tapered Compensation 10 Full Power Mode 11 Variable Drop Compensation (CSZx bits) Bit R/W RST Name Description 2R/W 1 CSZ0 When OM(1,0) = 11, this register determines the size of the DDX compensating pulse from 0 clock ticks to 15 clock periods. 3R/W 0 CSZ1 4R/W 1 CSZ2 5R/W 0 CSZ3 Table 13. Compensating pulse size CSZ(3..0) Compensating Pulse Size 0000 0 ns (0 tick) compensating pulse size 0001 20 ns (1 tick) clock period compensating pulse size …… 1111 300 ns (15 tick) clock period compensating pulse size |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |