LTM4600EVPBF datasheet(17/24 Pages) LINER

17 / 24 page

LTM4600

4600fa

APPLICATIO S I FOR ATIO

Figure 16. Recommended PCB Layout

VIN

PGND

TOP LAYER

VOUT

SGND

4600 F16

LOAD

CIN

Layout Checklist/Example

The high integration of the LTM4600 makes the PCB board

layout very simple and easy. However, to optimize its electri-

cal and thermal performance, some layout considerations

are still necessary.

• Use large PCB copper areas for high current path, in-

cluding VIN, PGND and VOUT. It helps to minimize the

PCB conduction loss and thermal stress

• Place high frequency ceramic input and output capaci-

tors next to the VIN, PGND and VOUT pins to minimize

high frequency noise

• Place a dedicated power ground layer underneath

the unit

• To minimize the via conduction loss and reduce module

thermal stress, use multiple vias for interconnection

between top layer and other power layers

• Do not put via directly on pad

• Use a separated SGND ground copper area for compo-

nents connected to signal pins. Connect the SGND to

PGND underneath the unit

Figure 16 gives a good example of the recommended

layout.

Frequency Adjustment

The LTM4600 is designed to typically operate at 800kHz

across most input and output conditions. The fADJ pin is

typically left open or decoupled with an optional 1000pf

capacitor. The switching frequency has been optimized for

maintaining constant output ripple noise over the operating

ranges. The switching frequency will increase up to typically

1.2MHz for 5V and 3.3V outputs to limit increase output

ripple noise. The switching frequency can be adjusted

lower to accommodate high duty cycle requirements like

5V to 3.3V, and 12V to 5V. There are limitations to input

voltage range for the higher duty cycle designs that limit

the internal inductor ripple current so that the inductor will

not saturate at higher load current. Examples:

LTM4600 minimum on-time = 100ns

LTM4600 minimum off-time = 400ns

Equations for setting frequency:

ION = VIN – 0.7V/110k; for 12V input, ION = 103µA

frequency = (ION/[2.4V • 10pF]) • DC; DC = duty cycle,

duty cycle is (VOUT/VIN)

t = tON + tOFF, tON = on-time, tOFF = off-time of the

switching period; t = 1/frequency

tOFF must be greater than 400ns, or t – tON > 400ns.

tON = DC • t

1MHz frequency or 1µs period is chosen for 12V to 5V.

tON = 0.41 • 1µs ≅ 410ns

tOFF = 1µs – 410ns ≅ 590ns

tON and tOFF are above the minimums with adquate guard

band.

Using the frequency = (ION/[2.4V • 10pF]) • DC, solve for

ION = (1MHz • 2.4V • 10pF) • (1/0.41) ≅ 58µA. ION current

calculated from 12V input was 103µA, so a resistor from

fADJ to ground = (0.7V/15k) = 46µA. 103µA – 46µA =

57µA, sets the adequate ION current for proper frequency

range for the higher duty cycle conversion of 12V to

5V. Input voltage range is limited to 9V to 16V. Higher

input voltages can be used without the 15k on fADJ. The

LTM4600EVPBF Datenblatt(PDF) 17 Page - Linear Technology

LTM4600EVPBF Datenblatt(HTML) 17 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datenblatt Download

Link URL