AP7372

Document number: DS46597 Rev. 3 - 2

4 of 15

www.diodes.com

May 2025

© 2025 Copyright Diodes Incorporated. All Rights Reserved.

AP7372

Electrical Characteristics

VIN = VOUT + 1V or 2.7V, whichever is greater, VOUT = 5V, EN = VIN, IOUT = 10mA, CIN = COUT = 2.2μF, CSS = 0pF, TA = +25°C for typical specifications,

TJ = -40°C to +125°C for minimum/maximum specifications, unless otherwise noted.

Symbol

Parameter

Test Conditions

Min

Typ

Max

Unit

VIN

Input Voltage Range

—

2.7

—

20

V

ILOAD_MAX

Maximum Output Current

—

—

200

—

mA

IGND

Ground Current

IOUT = 0μA

—

66

110

µA

IOUT = 10mA

—

110

185

µA

IOUT = 200mA

—

280

500

µA

ISHDN

Shutdown Current

EN = GND

—

3.1

—

µA

EN = GND, VIN = 20V

—

3.5

11

µA

VOUT

Output Voltage Accuracy

IOUT = 10mA, TJ = +25°C

-0.8

—

0.8

%

100μA < IOUT < 200mA, VIN = (VOUT + 1V) to 20V

-1.8

—

1.8

%

△VOUT/∆VIN

Line Regulation

VIN = (VOUT + 1V) to 20V

-0.01

—

0.01

%/V

△VOUT/△IOUT

Load Regulation

IOUT = 100μA to 200mA

—

0.001

0.003

%/mA

SENSEI-BIAS

Sense Input Bias Current

100

μA < IOUT < 200mA, VIN = (VOUT + 1V) to 20V

—

10

1000

nA

VDO

Dropout Voltage

IOUT = 10mA

—

60

100

mV

IOUT = 200mA

—

120

280

mV

tSTARTUP

Startup Time

VOUT = 5V

—

340

—

µs

SSI-SOURCE

Soft-Start Source Current

SS = GND

—

1

—

µA

ICL

Output Current Limit

—

245

360

500

mA

TSSD

Thermal Shutdown Threshold

TJ rising

—

+155

—

°C

TSSD-HYS

Thermal Shutdown Hysteresis

—

+20

—

°C

VUVLO

UVLO Threshold

VIN rising

—

—

2.65

V

VIN falling

2.1

—

—

Hysteresis

—

0.24

—

EN INPUT STANDBY

ENSTBY-HIGH

EN Input Logic High

2.7V ≤ VIN ≤ 20V

1.0

—

—

V

ENSTBY-LOW

EN Input Logic Low

—

—

0.4

V

ENSTBY-HYS

EN Input Logic Hysteresis

—

0.11

—

V

EN INPUT PRECISION

ENHIGH

EN Input Logic High

2.7V ≤ VIN ≤ 20V

1.0

1.24

1.45

V

ENLOW

EN Input Logic Low

0.9

1.13

1.3

V

ENHYS

EN Input Logic Hysteresis

—

110

—

mV

IEN-LKG

EN Input Leakage Current

EN = VIN or GND

—

0.01

0.1

µA

tEN-DLY

EN Input Delay Time

From EN rising from 0V to VIN to 0.1 × VOUT

—

140

—

µs

Vn

Output Noise Voltage

BW = 10Hz to 100kHz, all output voltage options

—

8

—

µVrms

PSRR

Power-Supply Rejection Ratio

f = 1MHz, VIN = 7V, VOUT = 5V

—

52

—

dB

f = 100kHz, VIN = 7V, VOUT = 5V

—

70

—

dB

f = 10kHz, VIN = 7V, VOUT = 5V

—

90

—

dB