D950-CORE datasheet(39/89 Pages) STMICROELECTRONICS

39 / 89 page

39/89

D950-Core

Table 4.5

Direct Address Register Table

Note:

Memory mapping is described in the appendix (see

Section 8)

Function

Location

AX0

X address register

ACU

AX1

X address register

ACU

AY0

Y address register

ACU

AY1

Y address register

ACU

IX0

X index register

ACU

IX1

X index register

ACU

IX2

X index register

ACU

IX3

X index register

ACU

IY0

Y index register

ACU

IY1

Y index register

ACU

IY2

Y index register

ACU

IY3

Y index register

ACU

SPX

Stack Pointer register

ACU

Loop Start register

PCU

Loop Count register

PCU

Loop End register

PCU

DCU input left register (LSB)

DCU

DCU input left register (MSB)

DCU

DCU input right register (LSB)

DCU

DCU input right register (MSB)

DCU

Product register (LSB)

DCU

Product register (MSB)

DCU

CCR

Condition Code Register

DCU

STA

Status register

DCU

A0L

Accumulator 0 (LSB)

DCU

A0H

Accumulator 0 (MSB)

DCU

A0E

Accumulator 0 (Extension)

DCU

BSC

Barrel Shifter Control register

DCU

A1L

Accumulator 1 (LSB)

DCU

A1H

Accumulator 1 (MSB)

DCU

A1E

Accumulator 1 (Extension)

DCU

PSC

Product Shift Control register

DCU

D950-CORE Datenblatt(PDF) 39 Page - STMicroelectronics

D950-CORE Datenblatt(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datenblatt Download

Link URL