Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SAP5SD-A-G1-R Datenblatt(PDF) 34 Page - Renesas Technology Corp

Teilenummer SAP5SD-A-G1-R
Bauteilbeschribung  AS-Interface Spec. V3.0 Compliant Universal AS-i IC
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SAP5SD-A-G1-R Datenblatt(HTML) 34 Page - Renesas Technology Corp

Back Button SAP5SD-A-G1-R Datasheet HTML 30Page - Renesas Technology Corp SAP5SD-A-G1-R Datasheet HTML 31Page - Renesas Technology Corp SAP5SD-A-G1-R Datasheet HTML 32Page - Renesas Technology Corp SAP5SD-A-G1-R Datasheet HTML 33Page - Renesas Technology Corp SAP5SD-A-G1-R Datasheet HTML 34Page - Renesas Technology Corp SAP5SD-A-G1-R Datasheet HTML 35Page - Renesas Technology Corp SAP5SD-A-G1-R Datasheet HTML 36Page - Renesas Technology Corp SAP5SD-A-G1-R Datasheet HTML 37Page - Renesas Technology Corp SAP5SD-A-G1-R Datasheet HTML 38Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 67 page
background image
SAP51 / SAP5S Datasheet
© 2016 Integrated Device Technology, Inc.
34
January 28, 2016
5.8.3.
Synchronous Data I/O Mode
Since the slaves in an AS-i network are called successively by the master, the data input and output operations of
different slaves are not normally synchronized. If there is, however, an application that requires accurate
synchronized data I/O timing, the respective slaves can be operated in the Synchronous Data I/O Mode. With
respect to communication with the master, slaves running in the Synchronous Data I/O Mode behave like regular
slaves. However, the input data sampling as well as the output data driving is determined by the polling cycle of
the respective AS-i network as described below.
Activation of the SAP5 Synchronous Data I/O Mode is related to the EEPROM flags Synchronous_Data_IO and
P2_Sync_Activation (refer to Table 4.2) and the value of the Parameter Port P2 Output Register as follows:
NOTE: The input signal at Parameter Port P2 does not affect activation of Synchronous Data I/O Mode. Only the
master can change the activation status by sending a corresponding Write_Parameter (WPAR) request.
Table 5.12 Activation of the Synchronous Data I/O Mode
Synchronous_Data_IO
P2_Sync_Activation
Parameter P2 Output Register
Synchronous Data I/O Mode
0
X
X
OFF
1
0
X
ON
1
1
1
OFF
1
1
0
ON
NOTE: The Synchronous Data I/O Mode is not available if the Safety Mode is enabled.
If Synchronous Data I/O Mode is activated, input data sampling as well as the output data driving events are
moved to different times synchronized to the polling cycle of the AS-i network. Nevertheless, the communication
principles between master and slave remain unchanged compared to regular operation. The following rules apply:
• Data I/O is triggered by the DEXG call to the slave with the lowest slave address in the network. Based on
the fact that a master is calling slaves successively with rising slave addresses, the SAP5 considers the
trigger condition true if the slave address of a received DEXG call is less than the slave address of the
previous correctly received DEXG call.
• Data I/O is only triggered if the slave has correctly received data during the last cycle. If the slave did not
receive data (i.e., due to a communication error), the Data Outputs are not changed and no Data Strobe is
generated (the “arm+fire” principle). The inputs however, are always sampled at the trigger event.
• If the slave with the lowest address in the network is operated in the Synchronous Data I/O Mode, it
postpones the output event for the received data for a full AS-i cycle. This is to keep all output data of a
particular cycle image together.
Note: To make this feature useful, the master must generate a data output cycle image once before the
start of every AS-i cycle. The image is derived from the input data of the previous cycle(s) and other control
events. Once an AS-i cycle has started, the image must not change. If A and B slaves are installed in
parallel at one address, the master must address all A-Slaves in one cycle and all B-Slaves in the other
cycle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com