M48T37Y-10MH1 datasheet(9/29 Pages) STMICROELECTRONICS

9 / 29 page

9/29

M48T37Y, M48T37V

WRITE Mode

The M48T37Y/V is in the WRITE Mode whenever

W and E are low. The start of a WRITE is refer-

enced from the latter occurring falling edge of W or

E. A WRITE is terminated by the earlier rising

edge of W or E. The addresses must be held valid

throughout the cycle. E or W must return high for

a minimum of tEHAX from Chip Enable or tWHAX

from WRITE Enable prior to the initiation of anoth-

er READ or WRITE cycle. Data-in must be valid tD-

VWH prior to the end of WRITE and remain valid for

tWHDX afterward. G should be kept high during

WRITE cycles to avoid bus contention; however, if

the output bus has been activated by a low on E

and G, a low on W will disable the outputs tWLQZ

after W falls.

Figure 6. WRITE Enable Controlled, WRITE AC Waveform

Figure 7. Chip Enable Controlled, WRITE AC Waveforms

AI00926

tAVAV

tWHAX

tDVWH

DATA INPUT

A0-A14

DQ0-DQ7

VALID

tAVWH

tAVEL

tWLWH

tAVWL

tWLQZ

tWHDX

tWHQX

AI00927

tAVAV

tEHAX

tDVEH

A0-A14

DQ0-DQ7

VALID

tAVEH

tAVEL

tAVWL

tELEH

tEHDX

DATA INPUT

M48T37Y-10MH1 Datenblatt(PDF) 9 Page - STMicroelectronics

M48T37Y-10MH1 Datenblatt(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datenblatt Download

Link URL