RA4E1 datasheet(60/81 Pages) RENESAS

60 / 81 page

2.8

POR and LVD Characteristics

Table 2.38

Power-on reset circuit and voltage detection circuit characteristics (1)

Parameter

Symbol Min

Typ

Max

Test conditions

Voltage detection

level

Power-on reset

(POR)

DPSBYCR.DEEPCUT[1:0] = 00b or

01b.

VPOR

2.5

2.6

2.7

Figure 2.49

DPSBYCR.DEEPCUT[1:0] = 11b.

1.8

2.25

2.7

Voltage detection circuit (LVD0)

Vdet0_1

2.84

2.94

3.04

Figure 2.50

Vdet0_2

2.77

2.87

2.97

Vdet0_3

2.70

2.80

2.90

Voltage detection circuit (LVD1)

Vdet1_1

2.89

2.99

3.09

Figure 2.51

Vdet1_2

2.82

2.92

3.02

Vdet1_3

2.75

2.85

2.95

Voltage detection circuit (LVD2)

Vdet2_1

2.89

2.99

3.09

Figure 2.52

Vdet2_2

2.82

2.92

3.02

Vdet2_3

2.75

2.85

2.95

Internal reset time Power-on reset time

tPOR

—

4.5

—

ms Figure 2.49

LVD0 reset time

tLVD0

—

0.51

—

Figure 2.50

LVD1 reset time

tLVD1

—

0.38

—

Figure 2.51

LVD2 reset time

tLVD2

—

0.38

—

Figure 2.52

Minimum VCC down time*1

tVOFF

200

—

µs

Figure 2.49,

Figure 2.50

Response delay

tdet

—

200

µs

Figure 2.50 to

Figure 2.52

LVD operation stabilization time (after LVD is enabled)

td(E-A)

—

µs

Figure 2.51,

Figure 2.52

Hysteresis width (LVD1 and LVD2)

VLVH

—

Note 1. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels VPOR, Vdet0,

Vdet1, and Vdet2 for POR and LVD.

Internal reset signal

(active-low)

VCC

tVOFF

tdet tPOR

tdet

tPOR

tdet

VPOR

Figure 2.49

Power-on reset timing

RA4E1 Datasheet

2. Electrical Characteristics

R01DS0391EJ0130 Rev.1.30

Jun 6, 2025

Page 60 of 81

RA4E1 Datenblatt(PDF) 60 Page - Renesas Technology Corp

RA4E1 Datenblatt(HTML) 60 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datenblatt Download

Link URL