iii/iv

FSD_CHIPSET_B/0104VP2

CHIP SET INTERFACE SPECIFICATION

i

LIST OF TABLES

Table 1

: Interface timing ............................................................................................................. 4

Table 2

: Control register description ........................................................................................... 7

Table 3

: Reception status register description ............................................................................ 8

Table 4

: FPGA pin out ................................................................................................................ 8