 |
Datenblatt-Suchmaschine für elektronische Bauteile |
|
|
Datenblatt-Suchmaschine für elektronische Bauteile |
|
ADE5566 Datenblatt(PDF) 12 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE5566 Datenblatt(HTML) 12 Page - Analog Devices |
|
|
12 / 148 page  ADE5166/ADE5169/ADE5566/ADE5569 Preliminary Technical Data Rev. PrB | Page 12 of 148 Table 8. SPI Master Mode Timing (SPICPHA = 0) Parameters Parameter Description Min Typ Max Unit tSL SCLK low pulse width 2SPIR × tCORE1 (SPIR + 1) × tCORE1 ns tSH SCLK high pulse width 2SPIR × tCORE1 (SPIR + 1) × tCORE1 ns tDAV Data output valid after SCLK edge 3 × tCORE1 ns tDOSU Data output setup before SCLK edge 75 ns tDSU Data input setup time before SCLK edge 0 ns tDHD Data input hold time after SCLK edge tCORE1 ns tDF Data output fall time 19 ns tDR Data output rise time 19 ns tSR SCLK rise time 19 ns tSF SCLK fall time 19 ns 1 tCORE depends on the clock divider or CD[2:0] bits of the POWCON SFR (see Table 25); tCORE = 2CD/4.096 MHz. SCLK (SPICPOL = 0) tDSU SCLK (SPICPOL = 1) MOSI MISO MSB LSB LSB IN BITS [6:1] BITS [6:1] tDHD tDR tDAV tDF tDOSU tSH tSL tSR tSF MSB IN Figure 6. SPI Master Mode Timing (SPICPHA = 0) |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
