Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

MSC8113 Datenblatt(PDF) 19 Page - Freescale Semiconductor, Inc

Teilenummer MSC8113
Bauteilbeschribung  Tri-Core Digital Signal Processor
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8113 Datenblatt(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button MSC8113 Datasheet HTML 15Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 16Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 17Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 18Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 19Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 20Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 21Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 22Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 44 page
background image
Electrical Characteristics
MSC8113 Tri-Core Digital Signal Processor Data Sheet, Rev. 0
Freescale Semiconductor
19
2.5.4.1
Power-On Reset (PORESET) Pin
Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 16 CLKIN cycles after
VDD and VDDH are both at their nominal levels.
2.5.4.2
Reset Configuration
The MSC8113 has two mechanisms for writing the reset configuration:
Through the direct slave interface (DSI)
Through the system bus. When the reset configuration is written through the system bus, the MSC8113 acts as a
configuration master or a configuration slave. If configuration slave is selected, but no special configuration word is
written, a default configuration word is applied.
Fourteen signal levels (see Chapter 1 for signal description details) are sampled on PORESET deassertion to define the Reset
Configuration Mode and boot and operating conditions:
RSTCONF
CNFGS
DSISYNC
DSI64
CHIP_ID[0–3]
BM[0–2]
SWTE
MODCK[1–2]
Table 11. Reset Actions for Each Reset Source
Reset Action/Reset Source
Power-On
Reset
(PORESET)
Hard Reset (HRESET)
Soft Reset (SRESET)
External only
External or Internal
(Software Watchdog or
Bus Monitor)
External
JTAG Command:
EXTEST, CLAMP, or
HIGHZ
Configuration pins sampled (Refer to
Section 2.5.4.1 for details).
Yes
NoNoNo
SPLL state reset
Yes
No
No
No
System reset configuration write through
the DSI
Yes
NoNoNo
System reset configuration write though
the system bus
Yes
Yes
No
No
HRESET driven
Yes
Yes
No
No
SIU registers reset
Yes
Yes
No
No
IPBus modules reset (TDM, UART,
Timers, DSI, IPBus master, GIC, HS, and
GPIO)
Yes
Yes
Yes
Yes
SRESET driven
Yes
Yes
Yes
Depends on command
SC140 extended cores reset
Yes
Yes
Yes
Yes
MQBS reset
Yes
Yes
Yes
Yes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com