Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

HD74LS74AP Datenblatt(PDF) 3 Page - Renesas Technology Corp

Teilenummer HD74LS74AP
Bauteilbeschribung  Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear)
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD74LS74AP Datenblatt(HTML) 3 Page - Renesas Technology Corp

  HD74LS74AP Datasheet HTML 1Page - Renesas Technology Corp HD74LS74AP Datasheet HTML 2Page - Renesas Technology Corp HD74LS74AP Datasheet HTML 3Page - Renesas Technology Corp HD74LS74AP Datasheet HTML 4Page - Renesas Technology Corp HD74LS74AP Datasheet HTML 5Page - Renesas Technology Corp HD74LS74AP Datasheet HTML 6Page - Renesas Technology Corp HD74LS74AP Datasheet HTML 7Page - Renesas Technology Corp HD74LS74AP Datasheet HTML 8Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
HD74LS74A
Rev.3.00, Jul.22.2005, page 3 of 7
Electrical Characteristics
(Ta = –20 to +75 °C)
Item
Symbol
min.
typ.*
max.
Unit
Condition
VIH
2.0
V
Input voltage
VIL
0.8
V
VOH
2.7
V
VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V,
IOH = –400
µA
0.5
IOL = 8 mA
Output voltage
VOL
0.4
V
IOL = 4 mA
VCC = 4.75 V, VIL = 0.8 V,
VIH = 2 V
D
20
Clear
40
Preset
40
Clock
IIH
20
µA
VCC = 5.25 V, VI = 2.7 V
D
–0.4
Clear
–0.8
Preset
–0.8
Clock
IIL
–0.4
mA
VCC = 5.25 V, VI = 0.4 V
D
0.1
Clear
0.2
Preset
0.2
Input
current
Clock
II
0.1
mA
VCC = 5.25 V, VI = 7 V
Short-circuit output
current
IOS
–20
–100
mA
VCC = 5.25 V
Supply current
ICC**
4
8
mA
VCC = 5.25 V
Input clamp voltage
VIR
–1.5
V
VCC = 4.75 V, IIN = –18 mA
Notes: * VCC = 5 V, Ta = 25°C
** With all output open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the
clock input is grounded.
Switching Characteristics
(VCC = 5 V, Ta = 25°C)
Item
Symbol
Inputs
Outputs
min.
typ.
max.
Unit
Condition
Maximum clock frequency
fmax
25
33
MHz
tPLH
13
25
ns
Propagation delay time
tPHL
Clear, Clock
or Preset
Q,
Q
25
40
ns
CL = 15 pF,
RL = 2 k
Timing Definition
Data
Clock
0 V
3 V
0 V
3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
"H" Data
"L" Data
tw
tsu
th
tsu
th



Html Pages

1 2 3 4 5 6 7 8


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com