Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

H8SX/1663 Datenblatt(PDF) 383 Page - Renesas Technology Corp

Teilenummer H8SX/1663
Bauteilbeschribung  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663 Datenblatt(HTML) 383 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 379Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 380Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 381Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 382Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 383Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 384Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 385Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 386Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 387Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 383 / 1158 page
background image
Section 7 DMA Controller (DMAC)
Rev.1.00 Jun. 07, 2006 Page 331 of 1102
REJ09B0294-0100
Bit
Bit Name
Initial
Value
R/W
Description
19
ERRF
0
R/(W)* System Error Flag
Indicates that an address error or an NMI interrupt has
been generated. This bit is available only in DMDR_0.
Setting this bit to 1 prohibits writing to the DTE bit for all
the channels. This bit is reserved in DMDR_1 to
DMDR_3. It is always read as 0 and cannot be modified.
0: An address error or an NMI interrupt has not been
generated
1: An address error or an NMI interrupt has been
generated
[Clearing condition]
• When clearing to 0 after reading ERRF = 1
[Setting condition]
• When an address error or an NMI interrupt has been
generated
However, when an address error or an NMI interrupt has
been generated in DMAC module stop mode, this bit is
not set to 1.
18
0
R
Reserved
This bit is always read as 0 and cannot be modified.
17
ESIF
0
R/(W)* Transfer Escape Interrupt Flag
Indicates that a transfer escape end interrupt has been
requested. A transfer escape end means that a transfer
is terminated before the transfer counter reaches 0.
0: A transfer escape end interrupt has not been
requested
1: A transfer escape end interrupt has been requested
[Clearing conditions]
• When setting the DTE bit to 1
• When clearing to 0 before reading ESIF = 1
[Setting conditions]
• When a transfer size error interrupt is requested
• When a repeat size end interrupt is requested
• When a transfer end interrupt by an extended repeat
area overflow is requested



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com