H8SXSLASH1663R datasheet(447/1504 Pages) RENESAS

447 / 1504 page

Section 10 DMA Controller (DMAC)

Rev. 2.00 Sep. 24, 2008 Page 415 of 1468

REJ09B0412-0200

10.5.5

Extended Repeat Area Function

The source and destination address sides can be specified as the extended repeat area. The contents

of the address register repeat addresses within the area specified as the extended repeat area. For

example, to use a ring buffer as the transfer target, the contents of the address register should

return to the start address of the buffer every time the contents reach the end address of the buffer

(overflow on the ring buffer address). This operation can automatically be performed using the

extended repeat area function of the DMAC.

The extended repeat areas can be specified independently to the source address register (DSAR)

and destination address register (DDAR).

The extended repeat area on the source address is specified by bits SARA4 to SARA0 in DACR.

The extended repeat area on the destination address is specified by bits DARA4 to DARA0 in

DACR. The extended repeat area sizes for each side can be specified independently.

A DMA transfer is stopped and an interrupt by an extended repeat area overflow can be requested

to the CPU when the contents of the address register reach the end address of the extended repeat

area. When an overflow on the extended repeat area set in DSAR occurs while the SARIE bit in

DACR is set to 1, the ESIF bit in DMDR is set to 1 and the DTE bit in DMDR is cleared to 0 to

stop the transfer. At this time, if the ESIE bit in DMDR is set to 1, an interrupt by an extended

repeat area overflow is requested to the CPU. When the DARIE bit in DACR is set to 1, an

overflow on the extended repeat area set in DDAR occurs, meaning that the destination side is a

target. During the interrupt handling, setting the DTE bit in DMDR resumes the transfer.

H8SX/1663R Datenblatt(PDF) 447 Page - Renesas Technology Corp