Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

H8SX/1663R Datenblatt(PDF) 817 Page - Renesas Technology Corp

Teilenummer H8SX/1663R
Bauteilbeschribung  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 817 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 813Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 814Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 815Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 816Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 817Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 818Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 819Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 820Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 821Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 817 / 1504 page
background image
Section 15 Programmable Pulse Generator (PPG)
Rev. 2.00 Sep. 24, 2008 Page 785 of 1468
REJ09B0412-0200
• PODRL
Bit
Bit Name
Initial
Value
R/W
Description
7
6
5
4
3
2
1
0
POD7
POD6
POD5
POD4
POD3
POD2
POD1
POD0
0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Output Data Register 7 to 0
For bits which have been set to pulse output by NDERL,
the output trigger transfers NDRL values to this register
during PPG operation. While NDERL is set to 1, the CPU
cannot write to this register. While NDERL is cleared, the
initial output value of the pulse can be set.
• PODRH_1
Bit
Bit Name
Initial
Value
R/W
Description
7
6
5
4
3
2
1
0
POD31
POD30
POD29
POD28
POD27
POD26
POD25
POD24
0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Output Data Register 31 to 24
For bits which have been set to pulse output by
NDERH_1, the output trigger transfers NDRH_1 values to
this register during PPG operation. While NDERH_1 is
set to 1, the CPU cannot write to this register. While
NDERH_1 is cleared, the initial output value of the pulse
can be set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com