Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

H8SX/1663R Datenblatt(PDF) 313 Page - Renesas Technology Corp

Teilenummer H8SX/1663R
Bauteilbeschribung  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 313 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 309Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 310Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 311Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 312Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 313Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 314Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 315Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 316Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 317Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 313 / 1504 page
background image
Section 9 Bus Controller (BSC)
Rev. 2.00 Sep. 24, 2008 Page 281 of 1468
REJ09B0412-0200
9.10.3
Data Bus
The data bus width of the DRAM space can be selected from 8 and 16 bits by bits ABWH2 and
ABWL2 in ABWCR. DRAM with 16-bit words can be connected directly to 16-bit bus width
space.
D7 to D0 are valid in 8-bit DRAM space, and D15 to D0 are valid in 16-bit DRAM space.
The data endian format can be selected by bit LE2 in ENDIANCR. For details on the access size
and alignment, see section 9.5.6, Endian and Data Alignment.
9.10.4
I/O Pins Used for DRAM Interface
Table 9.22 shows the pins used for the DRAM interface.
Table 9.22
I/O Pins for DRAM Interface
Pin
DRAM
Selected
Name
I/O
Function
WE
WE
Write enable
Output
Write enable signal for accessing the
DRAM interface
RAS
RAS
Row address
strobe
Output
Row address strobe when the DRAM
space is specified as area 2
LUCAS/
DQMLU
LUCAS
Lower-upper
column address
strobe
Output
• Lower-upper column address strobe
when the 32-bit DRAM space is
accessed
• Upper column address strobe when the
16-bit DRAM space is accessed
LLCAS/
DQMLL
LLCAS
Lower-lower
column address
strobe
Output
• Lower-lower column address strobe
when the 32-bit DRAM space is
accessed
• Lower column address strobe when the
16-bit DRAM space is accessed
OE
OE
Output enable
Output
Output enable signal when the DRAM
space is accessed
WAIT
WAIT
Wait
Input
Wait request signal used when an external
address space is accessed
A17 to A0
A17 to A0
Address pin
Output
Multiplexed address/data output pin
D15 to D0
D15 to D0
Data pin
Input/
output
Data input/output pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com