Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

H8SX/1663M Datenblatt(PDF) 419 Page - Renesas Technology Corp

Teilenummer H8SX/1663M
Bauteilbeschribung  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M Datenblatt(HTML) 419 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 415Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 416Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 417Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 418Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 419Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 420Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 421Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 422Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 423Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 419 / 1504 page
background image
Section 10 DMA Controller (DMAC)
Rev. 2.00 Sep. 24, 2008 Page 387 of 1468
REJ09B0412-0200
Bit
Bit Name
Initial
Value
R/W
Description
31
DTE
0
R/W
Data Transfer Enable
Enables/disables a data transfer for the corresponding
channel. When this bit is set to 1, it indicates that the
DMAC is in operation.
Setting this bit to 1 starts a transfer when the auto-
request is selected. When the on-chip module interrupt
or external request is selected, a transfer request after
setting this bit to 1 starts the transfer. While data is
being transferred, clearing this bit to 0 stops the
transfer.
In block transfer mode, if writing 0 to this bit while data is
being transferred, this bit is cleared to 0 after the current
1-block size data transfer.
If an event which stops (sustains) a transfer occurs
externally, this bit is automatically cleared to 0 to stop
the transfer.
Operating modes and transfer methods must not be
changed while this bit is set to 1.
0: Disables a data transfer
1: Enables a data transfer (DMA is in operation)
[Clearing conditions]
• When the specified total transfer size of transfers is
completed
• When a transfer is stopped by an overflow interrupt
by a repeat size end
• When a transfer is stopped by an overflow interrupt
by an extended repeat size end
• When a transfer is stopped by a transfer size error
interrupt
• When clearing this bit to 0 to stop a transfer
In block transfer mode, this bit changes after the current
block transfer.
• When an address error or an NMI interrupt is
requested
• In the reset state or hardware standby mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com