Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

CS43L22 Datenblatt(PDF) 39 Page - Cirrus Logic

Teilenummer CS43L22
Bauteilbeschribung  Low Power, Stereo DAC w/Headphone & Speaker Amps
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L22 Datenblatt(HTML) 39 Page - Cirrus Logic

Back Button CS43L22 Datasheet HTML 35Page - Cirrus Logic CS43L22 Datasheet HTML 36Page - Cirrus Logic CS43L22 Datasheet HTML 37Page - Cirrus Logic CS43L22 Datasheet HTML 38Page - Cirrus Logic CS43L22 Datasheet HTML 39Page - Cirrus Logic CS43L22 Datasheet HTML 40Page - Cirrus Logic CS43L22 Datasheet HTML 41Page - Cirrus Logic CS43L22 Datasheet HTML 42Page - Cirrus Logic CS43L22 Datasheet HTML 43Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 68 page
background image
DS792F1
39
CS43L22
Confidential Draft
10/7/08
7.3
Power Control 2 (Address 04h)
7.3.1
Headphone Power Control
Configures how the SPK/HP_SW pin, 6, controls the power for the headphone amplifier.
7.3.2
Speaker Power Control
Configures how the SPK/HP_SW pin, 6, controls the power for the speaker amplifier.
7.4
Clocking Control (Address 05h)
7.4.1
Auto-Detect
Configures the auto-detect circuitry for detecting the speed mode of the CS43L22 when operating as a
slave.
Notes:
1.
The SPEED[1:0] bits are ignored and speed is determined by the MCLK/LRCK ratio.
2.
When AUTO is disabled and the CS43L22 operates in Master Mode, the MCLKDIV2 bit is ignored.
3.
Certain sample and MCLK frequencies require setting the SPEED[1:0] bits, the 32k_GROUP bit
(“32kHz Sample Rate Group” on page 40) and/or the VIDEOCLK bit (“27 MHz Video Clock” on
page 40) and RATIO[1:0] bits (“Internal MCLK/LRCK Ratio” on page 40). Low sample rates may also
affect dynamic range performance in the typical audio band. Refer to the referenced application for
more information.
7
6
5
432
10
PDN_HPB1
PDN_HPB0
PDN_HPA1
PDN_HPA0
PDN_SPKB1
PDN_SPKB0
PDN_SPKA1
PDN_SPKA0
PDN_HPx[1:0]
Headphone Status
00
Headphone channel is ON when the SPK/HP_SW pin, 6, is LO.
Headphone channel is OFF when the SPK/HP_SW pin, 6, is HI.
01
Headphone channel is ON when the SPK/HP_SW pin, 6, is HI.
Headphone channel is OFF when the SPK/HP_SW pin, 6, is LO.
10
Headphone channel is always ON.
11
Headphone channel is always OFF.
PDN_SPKx[1:0]
Speaker Status
00
Speaker channel is ON when the SPK/HP_SW pin, 6, is LO.
Speaker channel is OFF when the SPK/HP_SW pin, 6, is HI.
01
Speaker channel is ON when the SPK/HP_SW pin, 6, is HI.
Speaker channel is OFF when the SPK/HP_SW pin, 6, is LO.
10
Speaker channel is always ON.
11
Speaker channel is always OFF.
7
6
5
432
10
AUTO
SPEED1
SPEED0
32k_GROUP
VIDEOCLK
RATIO1
RATIO0
MCLKDIV2
AUTO
Auto-detection of Speed Mode
0
Disabled
1
Enabled
Application:
“Serial Port Clocking” on page 30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com