Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

EN29SL160 Datenblatt(PDF) 9 Page - Eon Silicon Solution Inc.

Teilenummer EN29SL160
Bauteilbeschribung  16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  EON [Eon Silicon Solution Inc.]
Direct Link  http://www.essi.com.tw
Logo EON - Eon Silicon Solution Inc.

EN29SL160 Datenblatt(HTML) 9 Page - Eon Silicon Solution Inc.

Back Button EN29SL160 Datasheet HTML 5Page - Eon Silicon Solution Inc. EN29SL160 Datasheet HTML 6Page - Eon Silicon Solution Inc. EN29SL160 Datasheet HTML 7Page - Eon Silicon Solution Inc. EN29SL160 Datasheet HTML 8Page - Eon Silicon Solution Inc. EN29SL160 Datasheet HTML 9Page - Eon Silicon Solution Inc. EN29SL160 Datasheet HTML 10Page - Eon Silicon Solution Inc. EN29SL160 Datasheet HTML 11Page - Eon Silicon Solution Inc. EN29SL160 Datasheet HTML 12Page - Eon Silicon Solution Inc. EN29SL160 Datasheet HTML 13Page - Eon Silicon Solution Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 46 page
background image
This Data Sheet may be revised by subsequent versions
©2004 Eon Silicon Solution, Inc., www.eonssi.com
or modifications due to changes in technical specifications.
9
EN29SL160
Rev. G, Issue Date: 2008/09/09
USER MODE DEFINITIONS
Word / Byte Configuration
The signal set on the BYTE# Pin controls whether the device data I/O pins DQ15-DQ0 operate in
the byte or word configuration. When the Byte# Pin is set at logic ‘1’, then the device is in word
configuration, DQ15-DQ0 are active and are controlled by CE# and OE#.
On the other hand, if the Byte# Pin is set at logic ‘0’, then the device is in byte configuration, and
only data I/O pins DQ0-DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8-
DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.
Standby Mode
The EN29SL160 has a CMOS-compatible standby mode, which reduces the current to
< 0.2µA
(typical). It is placed in CMOS-compatible standby when the CE# pin is at VCC ± 0.2. RESET# and
BYTE# pin must also be at CMOS input levels. If CE# and RESET# are held at VIH, but not within
VCC ± 0.2V, the device will be in the standby modes, but the standby current will be greater. The
outputs are in a high-impedance state independent of the OE# input.
Read Mode
The device is automatically set to reading array data after device power-up. No commands are
required to retrieve data. The device is also ready to read array data after completing an Embedded
Program or Embedded Erase algorithm.
After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode.
The system can read array data using the standard read timings, except that if it reads at an address
within erase-suspended sectors, the device outputs status data. After completing a programming
operation in the Erase Suspend mode, the system may once again read array data with the same
exception. See “Erase Suspend/Erase Resume Commands” for more additional information.
The system must issue the reset command to re-enable the device for reading array data if DQ5
goes high, or while in the autoselect mode. See the “Reset Command” additional details.
Output Disable Mode
When the OE# pin is at a logic high level (VIH), the output from the EN29SL260 is disabled. The
output pins are placed in a high impedance state.
Auto Select Identification Mode
The autoselect mode provides manufacturer and device identification, and sector protection
verification, through identifier codes output on DQ15–DQ0. This mode is primarily intended for
programming equipment to automatically match a device to be programmed with its corresponding
programming algorithm. However, the autoselect codes can also be accessed in-system through the
command register.
When using programming equipment, the autoselect mode requires VID ( 9.0 V to 11.0 V) on
address pin A9. Address pins A8, A6, A1, and A0 must be as shown in Autoselect Codes table. In
addition, when verifying sector protection, the sector address must appear on the appropriate
highest order address bits. Refer to the corresponding Sector Address Tables. The Command
Definitions table shows the remaining address bits that are don’t-care. When all necessary bits have
been set as required, the programming equipment may then read the corresponding identifier code
on DQ15–DQ0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com