 |
Datenblatt-Suchmaschine für elektronische Bauteile |
|
|
Datenblatt-Suchmaschine für elektronische Bauteile |
|
TLC5904PZP Datenblatt(PDF) 8 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TLC5904PZP Datenblatt(HTML) 8 Page - Texas Instruments |
|
|
8 / 27 page  TLC5904 LED DRIVER SLLS391 – NOVEMBER 1999 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 recommended operating conditions dc characteristics PARAMETER TEST CONDITIONS MIN NOM MAX UNIT Logic supply voltage, VCCLOG 4.5 5 5.5 V Supply voltage for constant current circuit, VCCLED 4.5 5 5.5 V Analog power supply, VCCANA 4.5 5 5.5 V Voltage between VCC, VDIFF1 VDIFF1 = VCCLOG – VCCANA VCCLOG – VCCLED, VCCANA – VCCLED – 0.3 0 0.3 V Voltage between GND, VDIFF2 VDIFF2 = GNDLOG – GNDANA GNDLOG – GNDLED, GNDANA – GNDLED – 0.3 0 0.3 V Voltage applied to constant current output, VOUTn OUT0 to OUT15 off 17 V High-level input voltage, VIH 0.8 VCCLOG VCCLOG V Low-level input voltage, VIL GNDLOG 0.2 VCCLOG V High-level output current, IOH VCCLOG = 4.5V, DOUT0 to DOUT7, BOUT, GSOUT –1 mA Low-level output current, IOL VCCLOG = 4.5V, DOUT0 to DOUT7, BOUT, GSOUT 1 mA , OL VCCLOG = 4.5V, XDOWN1, XDOWN2 5 mA Constant output current, IO(LC) OUT0 to OUT15 5 80 mA Operating free-air temperature range, TA –20 85 °C ac characteristics, VCCLOG = VCCANA = VCCLED = 4.5 V to 5.5 V, TA = – 20 to 85°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT fDCLK DCLK clock frequency At single operation 15 MHz fDCLK DCLK clock frequency At cascade operation (DOMODE = L) 10 MHz twh/twl DCLK pulse duration (high or low level) 20 ns fGSCLK GSCLK clock frequency Frequency division ratio 1/1 8 MHz twh/twl GSCLK pulse duration (high or low level) 40 ns fWDT WDTRG clock frequency 8 MHz twh/twl WDTRG pulse duration (high or low level) 40 ns twh XLATCH pulse duration (high) 50 ns tr/tf Rise/fall time 100 ns DINn – DCLK 10 BLANK – GSCLK 20 XENABLE – DCLK 15 tsu Setup time XLATCH – DCLK 15 ns XLATCH – GSCLK 15 RSEL – DCLK ↑ 10 RSEL – XLATCH 20 DINn – DCLK 15 XENABLE – DCLK 20 th Hold time XLATCH – DCLK 30 ns RSEL – DCLK ↓ 20 RSEL – XLATCH 20 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
