ASM1232LP datasheet(6/10 Pages) PULSECORE

6 / 10 page

Notice: The information in this document is subject to change without notice

rev 1.6

November 2006

ASM1232LP/LPS

6 of 10

5V µP Power Supply Monitor and Reset Circuit

Notes

1. PBRST is internally pulled HIGH to VCC through a nominal 40kΩ resistor.

2. RESET is an open drain output.

3. RESET remains within 0.5V of VCC on power-down until VCC falls below 2V. RESET remains within 0.5V of ground on power-down until VCC

falls below 2.0V.

4. Must not exceed the minimum watchdog time-out period (tTD). The watchdogcircuit cannot be disabled. To avoid a reset, ST must be strobed.

Input Leakage

IIL

Note 1

-1.0

1.0

µA

RESET Low Level

VOL

Note 3

0.4

Internal Pull-up Resistor

Note 1

Ω

Operating Current (CMOS)

ICC1

µA

Input Capacitance

CIN

5pF

Output Capacitance

COUT

PBRST Manual Reset

Minimum Low Time

tPB

PBRST = VIL

Reset Active Time

tRST

250

610

1000

ST Pulse Width

tST

Note 4

VCC Fail Detect to RESET or

RESET

tRPD

µs

VCC Slew Rate

4.75V to 4.25V

300

µs

PBRST Stable LOW to RESET and

RESET Active

tPDLY

VCC Detect to RESET or RESET

inactive

tRPU

tRISE = 5µs

250

610

1000

VCC Slew Rate

4.25V to 4.75V

Parameter

Symbol

Conditions

Min

Typ

Max

Unit

ASM1232LP Datenblatt(PDF) 6 Page - PulseCore Semiconductor

ASM1232LP Datenblatt(HTML) 6 Page - PulseCore Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10

Datenblatt Download

Link URL