T15N1M16A datasheet(7/13 Pages) TMT

7 / 13 page

T15N1M16A

TM Technology Inc. reserves the right

P. 7

Publication Date: JUL . 2002

to change products or specifications without notice.

Revision: A

TIMING WAVEFORMS

READ CYCLE 1

(Address Controlled, CE = OE =

, WE =

, LB or/and UB =

)

READ CYCLE 2 ( WE =V

IH )

DON'T CARE

UNDEFINED

UB / L B

OHZ

D OUT

ACE

OLZ

BLZ

High-Z

BHZ

A ddr es s

(Chip Enable Controlled)

Notes (READ CYCLE) :

1. WE are high for read cycle.

2. All read cycle timing is referenced from the last valid address to the first transition address.

3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition referenced to

VOH or VOL levels.

4. At any given temperature and voltage condition. tHZ (max.) is less than tLZ (min.) both for a given device

and from device to device interconnection.

5. Transition is measured

±200mV from steady state voltage with load. This parameter is sampled and not

100% tested.

6. Device is continuously selected with CE =VIL .

tRC

A ddr es s

tOH

tAA

D OU T

Previous Data Valid

Data Valid

T15N1M16A Datenblatt(PDF) 7 Page - Taiwan Memory Technology

T15N1M16A Datenblatt(HTML) 7 Page - Taiwan Memory Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Datenblatt Download

Link URL