Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SPT7922SCQ Datenblatt(PDF) 4 Page - Cadeka Microcircuits LLC.

Teilenummer SPT7922SCQ
Bauteilbeschribung  12-BIT, 30 MSPS, TTL, A/D CONVERTER
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CADEKA [Cadeka Microcircuits LLC.]
Direct Link  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

SPT7922SCQ Datenblatt(HTML) 4 Page - Cadeka Microcircuits LLC.

  SPT7922SCQ Datasheet HTML 1Page - Cadeka Microcircuits LLC. SPT7922SCQ Datasheet HTML 2Page - Cadeka Microcircuits LLC. SPT7922SCQ Datasheet HTML 3Page - Cadeka Microcircuits LLC. SPT7922SCQ Datasheet HTML 4Page - Cadeka Microcircuits LLC. SPT7922SCQ Datasheet HTML 5Page - Cadeka Microcircuits LLC. SPT7922SCQ Datasheet HTML 6Page - Cadeka Microcircuits LLC. SPT7922SCQ Datasheet HTML 7Page - Cadeka Microcircuits LLC. SPT7922SCQ Datasheet HTML 8Page - Cadeka Microcircuits LLC. SPT7922SCQ Datasheet HTML 9Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 11 page
background image
4
3/10/97
SPT7922
TEST LEVEL CODES
All electrical characteristics are subject to the
following conditions:
All parameters having min/max specifications
are guaranteed. The Test Level column indi-
cates the specific device testing actually per-
formed during production and Quality Assur-
ance inspection. Any blank section in the data
column indicates that the specification is not
tested at the specified condition.
TEST PROCEDURE
100% production tested at the specified temperature.
100% production tested at TA = +25 °C, and sample
tested at the specified temperatures.
QA sample tested only at the specified temperatures.
Parameter is guaranteed (but not tested) by design
and characterization data.
Parameter is a typical value for information purposes
only.
100% production tested at TA = +25 °C. Parameter is
guaranteed over specified temperature range.
TEST LEVEL
I
II
III
IV
V
VI
Table I - Timing Parameters
PARAMETERS
DESCRIPTION
MIN
TYP
MAX
UNITS
td
CLK to Data Valid Prop Delay
-
14
18
ns
tpwH
CLK High Pulse Width
15
-
300
ns
tpwL
CLK Low Pulse Width
15
-
-
ns
Figure 1A: Timing Diagram
Figure 1B: Single Event Clock
DATA VALID
CLK
OUTPUT
DATA
td
CLK
OUTPUT
DATA
td
tt
pwH
pwL
DATA VALID
N+1
N
N+1
N+2
DATA VALID
N
N-2
N-1



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com