TMC2192 datasheet(46/69 Pages) CADEKA

46 / 69 page

TMC2192

PRODUCT SPECIFICATION

REV. 1.0.0 8/13/03

Control Register Deﬁnitions (continued)

VBI Ped Enable Register (0x17)

76543210

VBIPEDOL

HVA

Reg

Bit

Name

Description

7-1

VBIPEDOM

VBI Pedestal Enable, Odd Fields.

VBIPEDOL is the bits 6-0 of VBIPEDO[14:0]. VBIPEDO controls the

addition of pedestal on a line by line basis from line 273 (VBIPEDE[0] =

HIGH) to line 286 (VBIPEDE[13] = HIGH) in the ODD field of NTSC.

VBIPEDO[14] controls the pedestal from line 287 to line 525 inclusive.

HVA

Horizontal and Vertical Sync Alignment.

When HVA is LOW, the falling edge of HSIN and VSIN must occur just prior

to the rising edge of PXCK to start an field 1. When HVA is HIGH, VSIN is

allowed to vary from HSIN by

±32 pixels.

Vertical Blanking Interval Enable Register (0x18)

76543210

Reserved

GLKCTL1

GLKCTL0

VBIENF1

Reg

Bit

Name

Description

Reserved

GLKCTL1

Genlock Control Register 1.

When GLKCTL1 is LOW, the PALODD bit of the GRS stream is ignored.

When GLKCTL1 is HIGH, the PALODD bit of the GRS stream controls the

PALODD flip of the subcarrier.

GLKCTL0

Genlock Control Register 0.

When GLKCTL0 is LOW, the Color Frame bit of the GRS stream is ignored.

When GLKCTL0 is HIGH, the Color Frame bit of the GRS stream controls

the field sequence in the FVHGEN.

4-0

VBIENF

VBI Active Video Enable, Field 1.

The value of VBIENF1 determines which line blanking stops and active line

for EVEN fields in NTSC starting from line 4 to line 35 or an ODD fields for

PAL starting from line 1 to line 32.

TMC2192 Datenblatt(PDF) 46 Page - Cadeka Microcircuits LLC.

TMC2192 Datenblatt(HTML) 46 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Datenblatt Download

Link URL