| Datenblatt-Suchmaschine für elektronische Bauteile |
|
MPC5643L Datenblatt(PDF) 18 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5643L Datenblatt(HTML) 18 Page - Freescale Semiconductor, Inc |
|
18 / 98 page ![]() MPC5643L Microcontroller Data Sheet, Rev. 3 Preliminary—Subject to Change Without Notice Overview Freescale Semiconductor 18 • Independently programmable PWM output polarity • Independent top and bottom deadtime insertion • Each complementary pair can operate with its own PWM frequency and deadtime values • Individual software control for each PWM output • All outputs can be forced to a value simultaneously • PWMX pin can optionally output a third signal from each channel • Channels not used for PWM generation can be used for buffered output compare functions • Channels not used for PWM generation can be used for input capture functions • Enhanced dual edge capture functionality • Option to supply the source for each complementary PWM signal pair from any of the following: — External digital pin — Internal timer channel — External ADC input, taking into account values set in ADC high and low limit registers • DMA support 1.3.31 eTimer module The Leopard provides three eTimer modules on the 257 MAPBGA device, and two eTimer modules on the 144 LQFP package. Six 16-bit general purpose up/down timer/counters per module are implemented with the following features: • Maximum clock frequency 120 MHz • Individual channel capability — Input capture trigger — Output compare — Double buffer (to capture rising edge and falling edge) — Separate prescaler for each counter — Selectable clock source — 0–100% pulse measurement — Rotation direction flag (Quad decoder mode) • Maximum count rate — Equals peripheral clock divided by 2 for external event counting — Equals peripheral clock for internal clock counting • Cascadeable counters • Programmable count modulo • Quadrature decode capabilities • Counters can share available input pins • Count once or repeatedly • Preloadable counters • Pins available as GPIO when timer functionality not in use • DMA support 1.3.32 Sine Wave Generator (SWG) A customized digital-to-analog converter is available to generate a sine wave based on 32 stored values for external devices (ex: resolver). • Frequency range from 1 kHz to 50 kHz • Sine wave amplitude from 0.47 V to 2.26 V |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |