MPC8535ECVTATH datasheet(58/126 Pages) FREESCALE

58 / 126 page

MPC8535E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management

Freescale Semiconductor

2.9.3.4.2

SGMII Receive AC Timing Specifications

Table 42 provides the SGMII receive AC timing specifications. Source synchronous clocking is not supported. Clock is

recovered from the data. Figure 31 shows the SGMII Receiver Input Compliance Mask eye diagram.

Figure 31. SGMII Receiver Input Compliance Mask

Table 42. SGMII Receive AC Timing Specifications

At recommended operating conditions with X2VDD = 1.0V ± 5%.

Parameter

Symbol

Min

Typ

Max

Unit

Notes

Deterministic Jitter Tolerance

0.37

—

UI p-p

Combined Deterministic and Random Jitter Tolerance

JDR

0.55

—

UI p-p

Sinusoidal Jitter Tolerance

JSIN

0.1

—

UI p-p

Total Jitter Tolerance

0.65

—

UI p-p

Bit Error Ratio

BER

—

10-12

—

Unit Interval

799.92

800

800.08

AC Coupling Capacitor

CTX

—

200

Notes:

1. Measured at receiver.

2. Each UI is 800 ps ± 100 ppm.

3. The external AC coupling capacitor is required. It is recommended to be placed near the device transmitter outputs.

Time (UI)

0.275

0.4

0.6

0.725

− VRX_DIFFp-p-min/2

VRX_DIFFp-p-min/2

− VRX_DIFFp-p-max/2

VRX_DIFFp-p-max/2

MPC8535ECVTATH Datenblatt(PDF) 58 Page - Freescale Semiconductor, Inc

MPC8535ECVTATH Datenblatt(HTML) 58 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL