Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ST7546T Datenblatt(PDF) 21 Page - Sitronix Technology Co., Ltd.

Teilenummer ST7546T
Bauteilbeschribung  66 x 102 Dot Matrix LCD Controller/Driver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  SITRONIX [Sitronix Technology Co., Ltd.]
Direct Link  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7546T Datenblatt(HTML) 21 Page - Sitronix Technology Co., Ltd.

Back Button ST7546T Datasheet HTML 17Page - Sitronix Technology Co., Ltd. ST7546T Datasheet HTML 18Page - Sitronix Technology Co., Ltd. ST7546T Datasheet HTML 19Page - Sitronix Technology Co., Ltd. ST7546T Datasheet HTML 20Page - Sitronix Technology Co., Ltd. ST7546T Datasheet HTML 21Page - Sitronix Technology Co., Ltd. ST7546T Datasheet HTML 22Page - Sitronix Technology Co., Ltd. ST7546T Datasheet HTML 23Page - Sitronix Technology Co., Ltd. ST7546T Datasheet HTML 24Page - Sitronix Technology Co., Ltd. ST7546T Datasheet HTML 25Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 48 page
background image
ST7546T
Ver 1.2
21/48
2006/01/26
Column Address Circuit
Column Address Circuit has an 8-bit preset counter that provides Column Address to the Display Data RAM. The display
data RAM column address is specified by the Column Address Set command. The specified column address is
incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed
continuously.
ADDRESSING
Data is downloaded in bytes into the RAM matrix of ST7546T. The display RAM has a matrix of 66 by 102 bits. The
address pointer addresses the columns. The address ranges are: X 0 to 101 (1100101),Y 0 to 9 (1001) .Addresses outside
these ranges are not allowed.In vertical addressing mode (V=1) the Y address increments after each byte. After the last Y
address (Y = 8), Y wraps around to 0 and X increments to address the next column.In horizontal addressing mode (V=0)
the X address increments after each byte. After the last X address(X = 101) X wraps around to 0 and Y increments to
address the next row.After the very last address (X = 101, Y = 8) the address pointers wrap around to address (X = 0, Y =0)
Data structure
0
LSB
MSB
0
101
X-address
1
2
3
4
5
6
7
8
9
LSB
MSB
1 bit
D0
D7
RAM format, addressing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com