74LVC2G38GD datasheet(2/16 Pages) NXP

2 / 16 page

74LVC2G38_7

Product data sheet

Rev. 07 — 20 March 2009

2 of 16

NXP Semiconductors

74LVC2G38

Dual 2-input NAND gate; open drain

Ordering information

Marking

Functional diagram

Table 1.

Ordering information

Type number

Package

Temperature range

Name

Description

Version

74LVC2G38DP

−40 °C to +125 °C

TSSOP8

plastic thin shrink small outline package; 8 leads;

body width 3 mm; lead length 0.5 mm

SOT505-2

74LVC2G38DC

−40 °C to +125 °C

VSSOP8

plastic very thin shrink small outline package; 8 leads;

body width 2.3 mm

SOT765-1

74LVC2G38GT

−40 °C to +125 °C

XSON8

plastic extremely thin small outline package; no leads;

8 terminals; body 1

× 1.95 × 0.5 mm

SOT833-1

74LVC2G38GD

−40 °C to +125 °C

XSON8U

plastic extremely thin small outline package; no leads;

8 terminals; UTLP based; body 3

× 2 × 0.5 mm

SOT996-2

74LVC2G38GM

−40 °C to +125 °C

XQFN8U

plastic extremely thin quad ﬂat package; no leads;

8 terminals; UTLP based; body 1.6

× 1.6 × 0.5 mm

SOT902-1

Table 2.

Marking codes

Type number

Marking code

74LVC2G38DP

Y38

74LVC2G38DC

Y38

74LVC2G38GT

Y38

74LVC2G38GD

Y38

74LVC2G38GM

Y38

Fig 1.

Logic symbol

Fig 2.

IEC logic symbol

001aah753

001aah754

Fig 3.

Functional diagram (one gate)

mnb131

GND

74LVC2G38GD Datenblatt(PDF) 2 Page - NXP Semiconductors

74LVC2G38GD Datenblatt(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datenblatt Download

Link URL