Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

HTRC11001T/02EE Datenblatt(PDF) 7 Page - NXP Semiconductors

Teilenummer HTRC11001T/02EE
Bauteilbeschribung  HITAG reader chip
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HTRC11001T/02EE Datenblatt(HTML) 7 Page - NXP Semiconductors

Back Button HTRC11001T/02EE Datasheet HTML 3Page - NXP Semiconductors HTRC11001T/02EE Datasheet HTML 4Page - NXP Semiconductors HTRC11001T/02EE Datasheet HTML 5Page - NXP Semiconductors HTRC11001T/02EE Datasheet HTML 6Page - NXP Semiconductors HTRC11001T/02EE Datasheet HTML 7Page - NXP Semiconductors HTRC11001T/02EE Datasheet HTML 8Page - NXP Semiconductors HTRC11001T/02EE Datasheet HTML 9Page - NXP Semiconductors HTRC11001T/02EE Datasheet HTML 10Page - NXP Semiconductors HTRC11001T/02EE Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 22 page
background image
037031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.1 — 9 February 2010
037031
7 of 22
NXP Semiconductors
HTRC110
HITAG reader chip
9.7 Serial interface
The communication between the HTRC110 and the microcontroller is done via a three
wire digital interface. The interface is operated by the following signals:
SCLK
clock
DIN
data input
DOUT
data output
SCLK and DIN are realized as Schmitt-Trigger inputs. DOUT is an open drain output with
internal pull-up resistor.
Every communication between HTRC110 and microcontroller begins with an initialization
of the serial interface. The interface initialization condition is a low-to-high transition of the
signal DIN while SCLK is high.
All commands are transmitted to the HTRC110 serial interface starting with Most
Significant Bit (MSB). DIN and DOUT are valid when SCLK is high.
9.8 Glitch filter for increased noise/interference immunity
Connecting pin 5 (MODE) to VDD enables digital filtering of the SCLK and the DIN input
signals. This mode offers improved immunity against glitches on these interface signals. It
is intended to be used in the so called "Active Antenna Applications" where the
microcontroller and the reader communicate via long signal lines (e.g. 1 meter).
In other applications pin 5 (MODE) has to be connected to GND.
Please refer to the HTRC110 application note (Ref. 1) for a detailed description of this
feature.
Fig 4.
Serial signaling



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com