Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADP2120ACPZ-1.5-R7 Datenblatt(PDF) 5 Page - Analog Devices

Teilenummer ADP2120ACPZ-1.5-R7
Bauteilbeschribung  2 A/1.25 A, 1.2 MHz, Synchronous, Step-Down DC-to-DC Regulators
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADP2120ACPZ-1.5-R7 Datenblatt(HTML) 5 Page - Analog Devices

  ADP2120ACPZ-1.5-R7 Datasheet HTML 1Page - Analog Devices ADP2120ACPZ-1.5-R7 Datasheet HTML 2Page - Analog Devices ADP2120ACPZ-1.5-R7 Datasheet HTML 3Page - Analog Devices ADP2120ACPZ-1.5-R7 Datasheet HTML 4Page - Analog Devices ADP2120ACPZ-1.5-R7 Datasheet HTML 5Page - Analog Devices ADP2120ACPZ-1.5-R7 Datasheet HTML 6Page - Analog Devices ADP2120ACPZ-1.5-R7 Datasheet HTML 7Page - Analog Devices ADP2120ACPZ-1.5-R7 Datasheet HTML 8Page - Analog Devices ADP2120ACPZ-1.5-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
ADP2119/ADP2120
Rev. 0 | Page 5 of 24
ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter
Rating
VIN, PVIN
−0.3 V to +6 V
SW
−0.3 V to +6 V
FB, SYNC/MODE, EN, TRK, PGOOD
−0.3 V to +6 V
PGND to GND
−0.3 V to +0.3 V
Operating Junction Temperature Range
−40°C to +125°C
Storage Temperature Range
−65°C to +150°C
Soldering Conditions
JEDEC J-STD-020
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, a device
soldered in a circuit board for surface-mount packages.
Table 3. Thermal Resistance
Package Type
θJA
Unit
10-Lead LFCSP_WD
40
°C/W
BOUNDARY CONDITION
θJA is measured using natural convection on a JEDEC 4-layer
board, and the exposed pad is soldered to the printed circuit
board (PCB) with thermal vias.
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com