Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

EP3C40 Datenblatt(PDF) 21 Page - Altera Corporation

Teilenummer EP3C40
Bauteilbeschribung  Cyclone III Device Data Sheet
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3C40 Datenblatt(HTML) 21 Page - Altera Corporation

Back Button EP3C40 Datasheet HTML 17Page - Altera Corporation EP3C40 Datasheet HTML 18Page - Altera Corporation EP3C40 Datasheet HTML 19Page - Altera Corporation EP3C40 Datasheet HTML 20Page - Altera Corporation EP3C40 Datasheet HTML 21Page - Altera Corporation EP3C40 Datasheet HTML 22Page - Altera Corporation EP3C40 Datasheet HTML 23Page - Altera Corporation EP3C40 Datasheet HTML 24Page - Altera Corporation EP3C40 Datasheet HTML 25Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 34 page
background image
Chapter 1: Cyclone III Device Data Sheet
1–21
Switching Characteristics
© January 2010
Altera Corporation
Cyclone III Device Handbook, Volume 2
Table 1–29. Cyclone III Devices True LVDS Transmitter Timing Specifications (Note 1)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
MinMax
MinMax
MinMax
f
HSC LK (input
clock frequency)
×10
10
420
10
370
10
320
MHz
×8
10
420
10
370
10
320
MHz
×7
10
420
10
370
10
320
MHz
×4
10
420
10
370
10
320
MHz
×2
10
420
10
370
10
320
MHz
×1
10
420
10
402.5
10
402.5
MHz
HSIODR
×10
100
840
100
740
100
640
Mbps
×8
80
840
80
740
80
640
Mbps
×7
70
840
70
740
70
640
Mbps
×4
40
840
40
740
40
640
Mbps
×2
20
840
20
740
20
640
Mbps
×1
10
420
10
402.5
10
402.5
Mbps
t
DUTY
455545
554555
%
TCCS
200—
200—
200ps
Output jitter
(peak to peak)
500—
500—
550ps
t
LOCK (2)
——
1
1
1
ms
Notes to Table 1–29:
(1) True LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6).
(2) tLOCK is the time required for the PLL to lock from the end of device configuration.
Table 1–30. Cyclone III Devices Emulated LVDS Transmitter Timing Specifications (Note 1) (Part 1
of 2)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
MinMax
MinMax
MinMax
f
HSC LK (input clock
frequency)
×10
10
320
10
320
10
275
MHz
×8
10
320
10
320
10
275
MHz
×7
10
320
10
320
10
275
MHz
×4
10
320
10
320
10
275
MHz
×2
10
320
10
320
10
275
MHz
×1
10
402.5
10
402.5
10
402.5
MHz
HSIODR
×10
100
640
100
640
100
550
Mbps
×8
80
640
80
640
80
550
Mbps
×7
70
640
70
640
70
550
Mbps
×4
40
640
40
640
40
550
Mbps
×2
20
640
20
640
20
550
Mbps
×1
10
402.5
10
402.5
10
402.5
Mbps
t
DUTY
45
55455545
55
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com