430 datasheet(28/100 Pages) INTEL

28 / 100 page

Electrical Specifications

Datasheet

2.8

Clock Specifications

2.8.1

Front Side Bus Clock (BCLK[1:0]) and Processor Clocking

BCLK[1:0] directly controls the FSB interface speed as well as the core frequency of the

processor. As in previous generation processors, the processor’s core frequency is a

multiple of the BCLK[1:0] frequency. The processor bus ratio multiplier will be set at its

default ratio during manufacturing. Refer to Table 15 for the processor supported

ratios.

The processor uses a differential clocking implementation. For more information on the

processor clocking, contact your Intel field representative. Platforms using a CK505

Clock Synthhesizer/Driver should comply with the specifications in Section 2.8.4.

Platforms using a CK410 Clock Synthesizer/Driver should comply with the specifications

in Section 2.8.5.

NOTES:

Individual processors operate only at or below the rated frequency.

Listed frequencies are not necessarily committed production frequencies.

Table 15.

Core Frequency to FSB Multiplier Configuration

Multiplication of System

Core Frequency to FSB

Frequency

Core Frequency

(200 MHz BCLK/800 MHz

FSB)

Notes1, 2

1/6

1.20 GHz

1/7

1.40 GHz

1/8

1.60 GHz

1/9

1.80 GHz

1/10

2 GHz

1/11

2.2 GHz

1/12

2.4 GHz

1/13

2.6 GHz

1/14

2.8 GHz

430 Datenblatt(PDF) 28 Page - Intel Corporation

430 Datenblatt(HTML) 28 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datenblatt Download

Link URL