430 datasheet(57/71 Pages) INTEL

57 / 71 page

Datasheet

Package Mechanical Specifications and Pin Information

DBSY#

Input/

Output

DBSY# (Data Bus Busy) is asserted by the agent responsible for

driving data on the FSB to indicate that the data bus is in use. The

data bus is released after DBSY# is deasserted. This signal must

connect the appropriate pins on both FSB agents.

DEFER#

Input

DEFER# is asserted by an agent to indicate that a transaction

cannot be guaranteed in-order completion. Assertion of DEFER# is

normally the responsibility of the addressed memory or Input/

Output agent. This signal must connect the appropriate pins of both

FSB agents.

DINV[3:0]#

Input/

Output

DINV[3:0]# (Data Bus Inversion) are source synchronous and

indicate the polarity of the D[63:0]# signals. The DINV[3:0]#

signals are activated when the data on the data bus is inverted. The

bus agent will invert the data bus signals if more than half the bits,

within the covered group, would change level in the next cycle.

DPRSTP#

Not used

DPRSTP# is not used by the Celeron M processor.

DPSLP#

Input

DPSLP# when asserted on the platform causes the processor to

transition from the Sleep State to the Deep Sleep state. In order to

return to the Sleep State, DPSLP# must be deasserted. DPSLP# is

driven by the ICH7-M chipset.

DPWR#

Input

DPWR# is a control signal from the Intel 945GMS and Intel 940GML

Express Chipsets used to reduce power on the Celeron M data bus

input buffers.

DRDY#

Input/

Output

DRDY# (Data Ready) is asserted by the data driver on each data

transfer, indicating valid data on the data bus. In a multi-common

clock data transfer, DRDY# may be deasserted to insert idle clocks.

This signal must connect the appropriate pins of both FSB agents.

DSTBN[3:0]#

Input/

Output

Data strobe used to latch in D[63:0]#.

Table 15.

Signal Description (Sheet 3 of 8)

Name

Type

Description

DINV[3:0]# Assignment to Data Bus

Bus Signal

Data Bus

Signals

DINV[3]#

D[63:48]#

DINV[2]#

D[47:32]#

DINV[1]#

D[31:16]#

DINV[0]#

D[15:0]#

Signals

Associated Strobe

D[15:0]#, DINV[0]#

DSTBN[0]#

D[31:16]#, DINV[1]#

DSTBN[1]#

D[47:32]#, DINV[2]#

DSTBN[2]#

D[63:48]#, DINV[3]#

DSTBN[3]#

430 Datenblatt(PDF) 57 Page - Intel Corporation

430 Datenblatt(HTML) 57 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datenblatt Download

Link URL