Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LC89962 Datenblatt(PDF) 2 Page - Sanyo Semicon Device

Teilenummer LC89962
Bauteilbeschribung  NTSC Format Delay Line
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  SANYO [Sanyo Semicon Device]
Direct Link  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC89962 Datenblatt(HTML) 2 Page - Sanyo Semicon Device

  LC89962 Datasheet HTML 1Page - Sanyo Semicon Device LC89962 Datasheet HTML 2Page - Sanyo Semicon Device LC89962 Datasheet HTML 3Page - Sanyo Semicon Device LC89962 Datasheet HTML 4Page - Sanyo Semicon Device LC89962 Datasheet HTML 5Page - Sanyo Semicon Device LC89962 Datasheet HTML 6Page - Sanyo Semicon Device  
Zoom Inzoom in Zoom Outzoom out
 2 / 6 page
background image
Allowable Operating Ranges at Ta = 25°C
Note 1. The input signal must be input with low impedance for correct operation of sync-tip clamping.
Electrical Characteristics at Ta = 25°C, VDD = 5.0 V, CLK = 3.579545 MHz; 300 mV p-p
Test Conditions
1. The supply current with no input signal
2. The following formula is used to calculate the voltage gain (GV).
VOUT [mVp-p]
GV = 20log ——————— [dB]
500 [mVp-p]
3. The following formula is used to calculate the frequency characteristics (Gf).
V2 [mVp-p]
Gf = 20log —————— [dB]
V1 [mVp-p]
During this test, adjust Vbias so that the input signal DC level is 250 mV higher than the clamp level.
No. 5420-2/6
LC89962, LC89962M
Parameter
Symbol
Switch states
min
typ
max
Unit
SW1
SW2
SW3
Test conditions
Supply current
IDD
a
a
a
*1
5
15
25
mA
Voltage gain
GV
a
b
a
*2
–2
0
+2
dB
Frequency characteristics
Gf
b
b
a
*3
–2
–1
0
dB
Differential gain
DG
a
a
a
*4
0
5
%
Differential phase
DP
a
a
a
*4
0
5
deg
Linearity
LS
a
a
a
*5
37
40
43
%
Clock leakage
Lck
a
b
a
*6
5
50
mVrms
Noise
NO
a
b
a
*7
1
2
mVrms
Output impedance
ZO
a
b
a
↔b
*8
220
370
520
Delay time
TD
a
b
a
*9
63.33
µs
Parameter
Symbol
Conditions
min
typ
max
Unit
Supply voltage
VDD
4.75
5.0
5.25
V
Clock input amplitude
VCLK
Sine wave
200
300
500
mVp–p
Clock frequency
FCLK
3.579545
MHz
Signal input amplitude
VIN
(*1)
500
572
mVp–p
Output signal symbol
Input signal
VOUT
Sine wave: 200 kHz, 500 mV p-p
Output signal symbol
Input signal
V1
Sine wave: 200 kHz, 200 mV p-p
V2
Sine wave: 3.58 MHz, 200 mV p-p



Html Pages

1 2 3 4 5 6


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com