| Datenblatt-Suchmaschine für elektronische Bauteile |
|
LPC1850 Datenblatt(PDF) 5 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC1850 Datenblatt(HTML) 5 Page - NXP Semiconductors |
|
5 / 142 page ![]() LPC1850_30_20_10 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Preliminary data sheet Rev. 2.2 — 9 September 2011 5 of 142 NXP Semiconductors LPC1850/30/20/10 32-bit ARM Cortex-M3 microcontroller 5. Block diagram (1) Not available on all parts (see Table 2). Fig 1. LPC1850/30/20/10 block diagram ARM CORTEX-M3 TEST/DEBUG INTERFACE SWD/TRACE PORT/JTAG GPDMA ETHERNET(1) 10/100 MAC IEEE 1588 USB1(1) HOST/ DEVICE HIGH- SPEED USB0(1) HOST/ DEVICE/ OTG LCD(1) SD/ MMC EMC HIGH-SPEED PHY 16/32 kB AHB SRAM 16 kB + 16 kB AHB SRAM(1) SPIFI AES HS GPIO SCT 64 kB ROM AHB MULTILAYER MATRIX LPC1850/30/20/10 64/96 kB LOCAL SRAM 40 kB LOCAL SRAM 002aaf218 slaves masters WWDT USART0 UART1 SSP0 I2C0 C_CAN1 I2S0 I2S1 MOTOR CONTROL PWM(1) TIMER3 TIMER2 USART2 USART3 SSP1 RI TIMER QEI(1) GIMA BRIDGE 0 BRIDGE 1 BRIDGE 2 BRIDGE 3 BRIDGE 10-bit ADC0 10-bit ADC1 C_CAN0 I2C1 10-bit DAC BRIDGE RGU CCU2 CGU CCU1 ALARM TIMER CONFIGURATION REGISTERS OTP MEMORY EVENT ROUTER POWER MODE CONTROL 12 MHz IRC RTC POWER DOMAIN BACKUP REGISTERS RTC OSC RTC slaves = connected to GPDMA TIMER0 TIMER1 SCU GPIO interrupts GPIO GROUP0 interrupt GPIO GROUP1 interrupt |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |