Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SC403B Datenblatt(PDF) 28 Page - Semtech Corporation

Teilenummer SC403B
Bauteilbeschribung  6A EcoSpeed짰 Integrated FET Regulator with Programmable LDO
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

SC403B Datenblatt(HTML) 28 Page - Semtech Corporation

Back Button SC403B Datasheet HTML 24Page - Semtech Corporation SC403B Datasheet HTML 25Page - Semtech Corporation SC403B Datasheet HTML 26Page - Semtech Corporation SC403B Datasheet HTML 27Page - Semtech Corporation SC403B Datasheet HTML 28Page - Semtech Corporation SC403B Datasheet HTML 29Page - Semtech Corporation SC403B Datasheet HTML 30Page - Semtech Corporation SC403B Datasheet HTML 31Page - Semtech Corporation SC403B Datasheet HTML 32Page - Semtech Corporation  
Zoom Inzoom in Zoom Outzoom out
 28 / 32 page
background image
28
SC403B
Applications Information (continued)
All other decoupling capacitors must be located
as close as possible to the IC.
PGND Plane
PGND requires its own copper plane with no
other signal traces routed on it.
Copper planes, multiple vias and wide traces are
needed to connect PGND to input capacitors,
output capacitors, and the PGND pins on the
device.
The PGND copper area between the input
capacitors, output capacitors, and PGND pins
must be as tight and compact as possible to
reduce the area of the PCB that is exposed to
noise due to current flow on this node.
Connect PGND to AGND with a short trace or
0Ω resistor. This connection should be as close
to the device as possible.
VOUT Plane on top
and bottom layer
L
CIN
RFB2
RFB1
LX plane on top and
bottom layer
All components
shown Top Side
AGND plane on
inner layer
VIN plane on
top and/or
bottom layer
RGND — AGND connects to
PGND close to IC
Pin 1 marking
IC with vias for
LX, AGND, VIN
COUT
PGND on inner
or bottom layer
Vout sense trace
on inner layer
VDD Decoupling Capacitor
Cer.
CIN
SP or
POSCAP
CTOP
PGND on top
layer
Figure 15 — PCB Layout
PCB Layout Guidelines
The optimum layout for the SC403B is shown in Figure 15.
This layout shows an integrated FET buck regulator with a
maximum current of 6A. The total PCB area is approxi-
mately 25 x 29 mm.
Critical Layout Guidelines
The following critical layout guidelines must be followed
to ensure proper performance of the device.
IC decoupling capacitors
PGND plane
AGND island
FB, VOUT, and other analog control signals
BST, ILIM, and LX
CIN and COUT placement and current loops
IC Decoupling Capacitors
A 0.1 μF capacitor must be located as close as
possible to the IC and directly connected to pins
3 (VDD) and 4 (AGND).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com