TNETA1585PGF datasheet(21/32 Pages) TI1

Teilenummer	TNETA1585PGF

Bauteilbeschribung	ATM TRAFFIC MANAGEMENT SCHEDULER DEVICE WITH RECEIVE UTOPIA AND COPROCESSOR INTERFACES

PDF	32 Pages

Scroll/Zoom	100%

Hersteller	TI1 [Texas Instruments]

Direct Link	http://www.ti.com

Logo

21 / 32 page

TNETA1585

ATM TRAFFIC MANAGEMENT SCHEDULER DEVICE

WITH RECEIVE UTOPIA AND COPROCESSOR INTERFACES

SDNS041A – NOVEMBER 1996 – REVISED JULY 1998

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

operating characteristics over recommended operating conditions (see Figure 4)

parameter-memory interface – write operation

NO.

PARAMETER

MIN

MAX

UNIT

td(PMAD)

Delay time, from CLOCK

↑ to PMAD15–PMAD0 valid

td(PMDATA)

Delay time, from CLOCK

↑ to PMDATA31–PMDATA0 valid

td(PMOE)

Delay time, from CLOCK

↑ to PMOE↑

td(PMWE)1

Delay time, from CLOCK

↓ to PMWE↓

td(PMWE)2

Delay time, from CLOCK

↓ to PMWE↑

PMAD15–

PMAD0

(output)

PMOE

(output)

PMWE

(output)

PMDATA31–

PMDATA0

(output)

Valid

CLOCK

(input)

Valid

Figure 4. Parameter-Memory Interface – Write Operation

TNETA1585PGF Datenblatt(PDF) 21 Page - Texas Instruments

TNETA1585PGF Datenblatt(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datenblatt Download

Link URL