Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

STA321 Datenblatt(PDF) 32 Page - STMicroelectronics

Teilenummer STA321
Bauteilbeschribung  4-channel digital audio system with FFX??driver
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA321 Datenblatt(HTML) 32 Page - STMicroelectronics

Back Button STA321 Datasheet HTML 28Page - STMicroelectronics STA321 Datasheet HTML 29Page - STMicroelectronics STA321 Datasheet HTML 30Page - STMicroelectronics STA321 Datasheet HTML 31Page - STMicroelectronics STA321 Datasheet HTML 32Page - STMicroelectronics STA321 Datasheet HTML 33Page - STMicroelectronics STA321 Datasheet HTML 34Page - STMicroelectronics STA321 Datasheet HTML 35Page - STMicroelectronics STA321 Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 157 page
background image
Clock management
STA321
32/157
Doc ID 15351 Rev 3
Voltage controlled oscillator (VCO)
This is the oscillator inside the PLL, which produces a frequency, fVCO, on output FVCO
proportional to the input control voltage.
Input frequency divider (IDF)
This frequency divider divides the PLL input clock CLKIN by the input division factor (IDF) to
generate the PFD input frequency. IDF is programmed in register PLLCFG0[3:0].
Loop frequency divider (LDF)
This frequency divider is present within the PLL for dividing the VCO output by the loop
division factor (LDF). LDF is programmed in register bits PLLCFG3[5:0].
Lock circuit
The output of this block, signal LOCKP, is asserted high when the PLL enters the state of
coarse lock in which the output frequency is ±10% of the desired frequency. LOCKP is
refreshed every 32 cycles of F_INT. The status bit PLL_UNLOCK is in register PLLST on
page 132.
5.3.2
Output frequency computation
The input clock frequency of the phase/frequency detector (PFD) is
fF_INT = CLKIN / IDF
The VCO frequency depends on the value of register bit PLLCFG0.PLL_FR_CTRL such
that
When PLL_FR_CTRL = 1
fVCO = fF_INT * (LDF + FRAC / 2
16 + 1 / 217)
and when PLL_FR_CTRL = 0
fVCO = fF_INT * LDF
Notes:
1. When dither is disabled (PLL_DDIS = 1), the factor 1 / 217 is not used in the multiplication.
2. There are some limits to the input and output frequencies as given in Table 17 and
Table 18 when selecting the values for IDF, LDF, and FRAC.
3. The LDF values of 5, 6 and 7 cannot be used when fractional synthesis mode is on, that
is, when PLL_FR_CTRL = 1.
4. The fractional control bits (FRAC_INPUT) must be set to the required values before
activating the fractional synthesis mode.
Table 17.
Input division factor (IDF)
IDF[3]
IDF[2]
IDF[1]
IDF[0]
Input division factor (IDF)
0
000
1
0
001
1
0
010
2
………



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com