Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SPEAR320 Datenblatt(PDF) 7 Page - STMicroelectronics

Teilenummer SPEAR320
Bauteilbeschribung  Embedded MPU with ARM926 core, optimized for factory automation and consumer applications
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR320 Datenblatt(HTML) 7 Page - STMicroelectronics

Back Button SPEAR320 Datasheet HTML 3Page - STMicroelectronics SPEAR320 Datasheet HTML 4Page - STMicroelectronics SPEAR320 Datasheet HTML 5Page - STMicroelectronics SPEAR320 Datasheet HTML 6Page - STMicroelectronics SPEAR320 Datasheet HTML 7Page - STMicroelectronics SPEAR320 Datasheet HTML 8Page - STMicroelectronics SPEAR320 Datasheet HTML 9Page - STMicroelectronics SPEAR320 Datasheet HTML 10Page - STMicroelectronics SPEAR320 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 73 page
background image
SPEAr320
List of figures
Doc ID 16755 Rev 5
7/73
List of figures
Figure 1.
Functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
8
Figure 2.
Typical system architecture using SPEAr320 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 3.
Hierarchical multiplexing scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 4.
Power-up sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Figure 5.
Power-down sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Figure 6.
DDR2 read cycle waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Figure 7.
DDR2 write cycle waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Figure 8.
DDR2 command waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Figure 9.
CLCD waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Figure 10.
Output signal waveforms for I2C signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Figure 11.
Output command signal waveforms for NAND Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Figure 12.
Output address signal waveforms for NAND Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Figure 13.
In/out data address signal waveforms for NAND Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Figure 14.
EMI read cycle waveforms with acknowledgement on EMI_WAIT# . . . . . . . . . . . . . . . . . . 57
Figure 15.
EMI write cycle waveforms with acknowledgement on EMI_WAIT#. . . . . . . . . . . . . . . . . . 57
Figure 16.
EMI read cycle waveforms without acknowledgement on EMI_WAIT# . . . . . . . . . . . . . . . 58
Figure 17.
EMI write cycle waveforms without acknowledgement on EMI_WAIT# . . . . . . . . . . . . . . . 58
Figure 18.
SDIO timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Figure 19.
MII TX waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 20.
MII RX waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 21.
MDC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 22.
SMII input/output timing waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 23.
SMI I/O waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Figure 24.
SSP_CLK timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Figure 25.
SPI master mode external timing (clock phase = 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 26.
SPI master mode external timing (clock phase = 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Figure 27.
UART transmit and receive timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Figure 28.
LFBGA289 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com